$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Switching ratio and on-state resistance of an antifuse programmed below 5 mA and having a Ta or TaN barrier metal layer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/479
  • H01L-021/02
출원번호 US-0078952 (2005-03-10)
등록번호 US-7390726 (2008-06-24)
발명자 / 주소
  • Issaq,A. Farid
  • Hawley,Frank
출원인 / 주소
  • Actel Corporation
대리인 / 주소
    Lewis and Roca, LLP
인용정보 피인용 횟수 : 20  인용 특허 : 39

초록

A metal-to-metal antifuse is disposed between two metal interconnect layers in an integrated circuit. An insulating layer is disposed above a lower metal interconnect layer. The insulating layer includes a via formed therethrough containing a tungsten plug in electrical contact with the lower metal

대표청구항

What is claimed is: 1. A method for programming an antifuse comprising: applying a first programming pulse of about 0.25 mA to about 0.5 mA to a first electrode of the antifuse, said antifuse comprising: a tungsten plug disposed in a via in an insulating layer disposed above and in electrical conta

이 특허에 인용된 특허 (39)

  1. Hawley Frank W. (Campbell CA) Yen Yeouchung (San Jose CA), Above via metal-to-metal antifuse.
  2. Hawley Frank W. (Campbell CA) Yeouchung Yen (San Jose CA), Above via metal-to-metal antifuse.
  3. Forouhi Abdul R. ; Hawley Frank W. ; McCollum John L. ; Yen Yeouchung, Above via metal-to-metal antifuses incorporating a tungsten via plug.
  4. Hawley, Frank W.; Issaq, A. Farid; McCollum, John L.; Gangopadhyay, Shubhra M.; Lubguban, Jorge A.; Shen, Jin Miao, Amorphous carbon metal-to-metal antifuse with adhesion promoting layers.
  5. Gangopadhyay Shubhra, Antifuse development using .alpha.-C:H,N,F thin films.
  6. Gangopadhyay Shubhra, Antifuse development using .alpha.-c:h,n,f thin films.
  7. Lambertson, Roy T., Antifuse programming method.
  8. Go Ying (Palo Alto CA) McCollum John L. (Saratoga CA) Eltoukhy Abdelshafy A. (San Jose CA), Antifuse with improved antifuse material.
  9. McCollum John L., Antifuse with improved antifuse material.
  10. Zhang Guobiao, Applications of protective ceramics.
  11. Forouhi Abdul R. (San Jose CA) Hamdy Esmat Z. (Fremont CA) Hu Chenming (Alamo CA) McCollum John L. (Saratoga CA), Electrically programmable antifuse and fabrication processes.
  12. McCollum John L. (Saratoga CA) Chen Shih-Ou (Fremont CA), Electrically programmable antifuse element incorporating a dielectric and amorphous silicon interlayer.
  13. Forouhi Abdul R. (San Jose CA), Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayer.
  14. Forouhi Abdul R. (San Jose CA) McCollum John L. (Saratoga CA) Chen Shih-Oh (Fremont CA), Electrically programmable antifuse incorporating dielectric and amorphous silicon interlayer.
  15. Roesner Bruce B. (San Diego CA), Electrically programmable read-only memory stacked above a semiconductor substrate.
  16. Forouhi Abdul R. ; Hawley Frank W. ; McCollum John L. ; Yen Yeouchung, Fabrication method for metal-to-metal antifuses incorporating a tungsten via plug.
  17. Mohsen, Amr M.; Crook, Dwight L., Fusible link employing capacitor structure.
  18. Wu Shye-Lin,TWX, High density flash memories with high capacitive-couping ratio and high speed operation.
  19. Hawley, Frank; McCollum, John; Ranaweera, Jeewika, Metal-to-metal antifuse employing carbon-containing antifuse material.
  20. Jain Rajiv ; Stolmeijer Andre ; Shroff Mehul D., Metal-to-metal antifuse having improved barrier layer.
  21. Fang Yeau-Kuen,TWX ; Lee Kuen-Hsien,TWX, Metal/amorphous material/metal antifuse structure with a barrier enhancement layer.
  22. Shan, Ende; Lau, Gorley; Chung, Anthony, Method of forming a low resistivity Ti-containing interconnect and semiconductor device comprising the same.
  23. Chang Tzong-Sheng,TWX, Method of making a barrier layer to protect programmable antifuse structure from damage during fabrication sequence.
  24. Eltoukhy Abelshafy A. (San Jose CA) Gluss David H. (Woodside CA), Method of programming anti-fuse element.
  25. Chiang Steve S. (Saratoga CA) Elashmawi Esam (San Jose CA) Speers Theodore M. (San Leandro CA) Winemberg LeRoy (Fremont CA), Methods of reducing anti-fuse resistance during programming.
  26. Ghilardelli Andrea,ITX ; Mulatti Jacopo,ITX ; Branchetti Maurizio,ITX, NMOS negative charge pump.
  27. Godinho Norman (Los Altos Hills CA) Liaw Hai-Pyng (Cupertino CA), Oxynitride fuse protective/passivation film for integrated circuit having resistors.
  28. Husher John D. (Los Altos Hills CA) Forouhi Abdul R. (San Jose CA), Process for fabricating electrically programmable antifuse element.
  29. Holmberg Scott (Milford MI) Flasck Richard A. (Rochester MI), Programmable cell for use in programmable electronic arrays.
  30. Forbes, Leonard, Programmable fuse and antifuse and method therefor.
  31. Gordon Kathryn E. (Mountain View CA) Wong Richard J. (Milpitas CA), Programmable interconnect structures and programmable integrated circuits.
  32. Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCullum John L. (Saratoga CA), Programmable low impedance anti-fuse element.
  33. Issaq, A. Farid; Hawley, Frank, Programming methods for an amorphous carbon metal-to-metal antifuse.
  34. Frank W. Hawley ; John L. McCollum ; Ying Go ; Abdelshafy Eltoukhy, Raised tungsten plug antifuse and fabrication processes.
  35. Hawley Frank W. ; McCollum John L. ; Go Ying ; Eltoukhy Abdelshafy, Raised tungsten plug antifuse and fabrication processes.
  36. Mohsen Amr M. (Saratoga CA) Hamdy Esmat Z. (Fremont CA) McCollum John L. (Saratoga CA), Selectively formable vertical diode circuit element.
  37. Takagi Mariko (Kawasaki JPX) Yoshii Ichiro (Kawasaki JPX) Hama Kaoru (Yokohama JPX) Ikeda Naoki (Yokohama JPX) Yasuda Hiroaki (Zushi JPX), Semiconductor device equipped with antifuse elements and a method for manufacturing an FPGA.
  38. Han, Hua; Ryan, Francis W.; Robinson, Carolyn S.; Ultican, Thomas P., Silicon carbide overcoats for information storage systems and method of making.
  39. Yang, Hongning; Nguyen, Tue, Use of a silicon carbide adhesion promoter layer to enhance the adhesion of silicon nitride to low-k fluorinated amorphous carbon.

이 특허를 인용한 특허 (20)

  1. Li, Li; Wang, Zhigang, Antifuse structure in via hole in interplayer dielectric.
  2. Li, Yubao; Schricker, April D., Carbon nano-film reversible resistance-switchable elements and methods of forming the same.
  3. Li, Juntao; Wang, Junli; Yang, Chih-Chao, Contact having self-aligned air gap spacers.
  4. Yang, Chih-Chao, Electrical antifuse having airgap or solid core.
  5. Yang, Chih-Chao, Electrical antifuse having airgap or solid core.
  6. Yang, Chih-Chao, Electrical antifuse having solid core.
  7. Yang, Chih-Chao, Electrical antifuse including phase change material.
  8. Yang, Chih-Chao, Electrical antifuse including phase change material of tantalum.
  9. Jayasekara, Wipul Pemsiri, Electronic devices including carbon nano-tube films having boron nitride-based liners, and methods of forming the same.
  10. Ping, Er-Xuan; Xu, Huiwen; Schricker, April D.; Jayasekara, Wipul Pemsiri, Electronic devices including carbon nano-tube films having carbon-based liners, and methods of forming the same.
  11. Yang, Chih-Chao; Edelstein, Daniel C.; Molis, Steven E., Enhanced diffusion barrier for interconnect structures.
  12. Yang, Chih-Chao; Edelstein, Daniel C.; Molis, Steven E., Enhanced diffusion barrier for interconnect structures.
  13. Xu, Huiwen, Memory cell that includes a carbon-based memory element and methods forming the same.
  14. Or-Bach, Zvi; Tour, James M.; Sinitskiy, Alexander; Yao, Jun; Beitler, Elvira, Method for fabrication of a semiconductor element and structure thereof.
  15. Or-Bach, Zvi; Tour, James M.; Yao, Jun; Cronquist, Brian, Method for fabrication of a semiconductor element and structure thereof.
  16. Yang, Chih-Chao, Method for providing electrical antifuse including phase change material.
  17. Yang, Chih-Chao, Method for providing electrical antifuse including phase change material.
  18. Yang, Chih-Chao, Method for providing electrical antifuse including phase change material.
  19. Yang, Chih-Chao, Method of making electrical antifuse.
  20. Edelstein, Daniel C.; Li, Baozhen; Yang, Chih-Chao, Structure and process for W contacts.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로