Top layers of metal for high performance IC's
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/29
H01L-023/28
출원번호
US-0839559
(2007-08-16)
등록번호
US-7397135
(2008-07-08)
발명자
/ 주소
Lin,Mou Shiung
출원인 / 주소
Lin,Mou Shiung
인용정보
피인용 횟수 :
7인용 특허 :
160
초록▼
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabli
A method of closely interconnecting integrated circuits contained within a semiconductor wafer to electrical circuits surrounding the semiconductor wafer. Electrical interconnects are held to a minimum in length by making efficient use of polyimide or polymer as an inter-metal dielectric thus enabling the integration of very small integrated circuits within a larger circuit environment at a minimum cost in electrical circuit performance.
대표청구항▼
What is claimed is: 1. A semiconductor chip comprising: a silicon substrate; multiple transistors on said silicon substrate; a first metallization structure over said silicon substrate, wherein said first metallization structure comprises a first metal layer over said silicon substrate, a second me
What is claimed is: 1. A semiconductor chip comprising: a silicon substrate; multiple transistors on said silicon substrate; a first metallization structure over said silicon substrate, wherein said first metallization structure comprises a first metal layer over said silicon substrate, a second metal layer over said silicon substrate, a first metal interconnect over said silicon substrate, a second metal interconnect over said silicon substrate, a third metal interconnect over said silicon substrate and between said first and second metal interconnects, and a fourth metal interconnect over said silicon substrate and between said third and second metal interconnects, wherein said first, second, third and fourth metal interconnects are separated from one another by an insulating material, and wherein said first metallization structure comprises electroplated copper; a dielectric layer between said first and second metal layers; a passivation layer over said first metallization structure, over said dielectric layer and on said third and fourth metal interconnects, wherein said first, second, third and fourth metal interconnects are provided by a topmost metal layer under said passivation layer, and wherein said passivation layer comprises a topmost nitride layer of said semiconductor chip; a polymer layer on said passivation layer and over said third and fourth metal interconnects, wherein said polymer layer has a thickness between 2 and 30 micrometers, greater than that of said passivation layer and greater than that of said dielectric layer, and wherein a first opening through said passivation layer and through said polymer layer is over a first contact point of said first metal interconnect and exposes said first contact point, and a second opening through paid passivation layer and through said polymer layer is over a second contact point of said second metal interconnect and exposes said second contact point; and a second metallization structure on said polymer layer, over said passivation layer, over said third and fourth metal interconnects and over said first and second contact points, wherein said third and fourth metal interconnects are directly under said second metallization structure and are not connected to said second metallization structure through any opening through said polymer layer under said second metallization structure, wherein said first contact point is connected to said second contact point through said second metallization structure, wherein said second metallization structure comprises electroplated copper in said first and second openings and over said polymer layer, and wherein said second metallization structure comprises a third metal layer, on said polymer layer, having a thickness greater than that of said first metal layer and greater than that of said second metal layer. 2. The semiconductor chip of claim 1, wherein said polymer layer comprises polyimide. 3. The semiconductor chip of claim 1, wherein said polymer layer comprises benzocyclobutene (BCB). 4. The semiconductor chip of claim 1, wherein said passivation layer further comprises a topmost oxide layer of said semiconductor chip, wherein said topmost nitride layer of said semiconductor chip is over said topmost oxide layer of said semiconductor chip. 5. The semiconductor chip of claim 1, wherein said second metallization structure comprises a signal interconnect connecting said first contact point to said second contact point. 6. The semiconductor chip of claim 1, wherein said second metallization structure comprises a power interconnect connecting said first contact point to said second contact point. 7. The semiconductor chip of claim 1, wherein said second metallization structure comprises a ground interconnect connecting said first contact point to said second contact point. 8. The semiconductor chip of claim 1, wherein said second metallization structure has an entire top surface exposed to an ambience. 9. A semiconductor chip comprising: a silicon substrate; multiple transistors on said silicon substrate; a first metallization structure over said silicon substrate, wherein said first metallization structure comprises a first metal layer over said silicon substrate, a second metal layer over said silicon substrate, a first metal interconnect over said silicon substrate, a second metal interconnect over said silicon substrate, and a third metal interconnect over said silicon substrate and between said first and second metal interconnects, wherein said first, second and third metal interconnects are separated from one another by an insulating material, and wherein said first metallization structure comprises electroplated copper; a dielectric layer between said first and second metal layers; a passivation layer over said first metallization structure, over said dielectric layer and on said third metal interconnect, wherein said first, second and third metal interconnects are provided by a topmost metal layer under said passivation layer, and wherein said passivation layer comprises a topmost nitride layer of said semiconductor chip; a polymer layer on said passivation layer and over said third metal interconnect, wherein said polymer layer has a thickness between 2 and 30 micrometers, greater than that of said passivation layer and greater than that of said dielectric layer, and wherein a first opening through said passivation layer and through said polymer layer is over a first contact point of said first metal interconnect and exposes said first contact point, and a second opening through said passivation layer and through said polymer layer is over a second contact point of said second metal interconnect and exposes said second contact point; and a second metallization structure on said polymer layer, over said passivation layer, over said third metal interconnect and over said first and second contact points, wherein said third metal interconnect is directly under said second metallization structure and is not connected to said second metallization structure through any opening through said polymer layer under said second metallization structure, wherein said first contact point is connected to said second contact point through said second metallization structure, wherein said second metallization structure comprises electroplated copper in said first and second openings and over said polymer layer, and wherein said second metallization structure comprises a third metal layer, on said polymer layer, having a thickness greater than that of said first metal layer and greater than that of said second metal layer. 10. The semiconductor chip of claim 9, wherein said polymer layer comprises polyimide. 11. The semiconductor chip of claim 9, wherein said polymer layer comprises benzocyclobutene (BCB). 12. The semiconductor chip of claim 9, wherein said passivation layer further comprises a topmost oxide layer of said semiconductor chip, wherein said topmost nitride layer of said semiconductor chip is over said topmost oxide layer of said semiconductor chip. 13. The semiconductor chip of claim 9, wherein said second metallization structure comprises a signal interconnect connecting said first contact point to said second contact point. 14. The semiconductor chip of claim 9, wherein said second metallization structure comprises a power interconnect connecting said first contact point to said second contact point. 15. The semiconductor chip of claim 9, wherein said second metallization structure comprises a ground interconnect connecting said first contact point to said second contact point. 16. The semiconductor chip of claim 9, wherein said second metallization structure has an entire top surface exposed to an ambience. 17. A semiconductor chip comprising: a silicon substrate; multiple transistors on said silicon substrate; a first metallization structure over said silicon substrate, wherein said first metallization structure comprises a first metal layer over said silicon substrate, a second metal layer over said silicon substrate, a first metal interconnect over said silicon substrate and a second metal interconnect over said silicon substrate, wherein said first and second metal interconnects are separated from each other by an insulating material, and wherein said first metallization structure comprises electroplated copper; a dielectric layer between said first and second metal layers; a passivation layer over said first metallization structure and over said dielectric layer, wherein said first and second metal interconnects are provided by a topmost metal layer under said passivation layer, and wherein said passivation layer comprises a topmost nitride layer of said semiconductor chip; a polymer layer on said passivation layer, wherein said polymer layer has a thickness between 2 and 30 micrometers, greater than that of said passivation layer and greater than that of said dielectric layer, and wherein a first opening through said passivation layer and through said polymer layer is over a first contact point of said first metal interconnect and exposes said first contact point, and a second opening through said passivation layer and through said polymer layer is over a second contact point of said second metal interconnect and exposes said second contact point; and a second metallization structure on said polymer layer, over said passivation layers and over said first and second contact points, wherein said first contact point is connected to said second contact point though said second metallization structure, wherein said second metallization structure comprises electroplated copper in said first and second openings and over said polymer layer, and wherein said second metallization structure comprises a third metal layer, on said polymer layer, having a thickness greater than that of said first metal layer and greater than that of said second metal layer. 18. The semiconductor chip of claim 17, wherein said polymer layer comprises polyimide. 19. The semiconductor chip of claim 17, wherein said polymer layer comprises benzocyclobutene (BCB). 20. The semiconductor chip of claim 17, wherein said passivation layer further comprises a topmost oxide layer of said semiconductor chip, wherein said topmost nitride layer of said semiconductor chip is over said topmost oxide layer of said semiconductor chip. 21. The semiconductor chip of claim 17, wherein said second metallization structure comprises a power interconnect connecting said first contact point to said second contact point. 22. The semiconductor chip of claim 17 wherein said second metallization structure comprises a ground interconnect connecting said first contact point to said second contact point. 23. The semiconductor chip of claim 17, wherein said second metallization structure comprises a signal interconnect connecting said first contact point to said second contact point. 24. The semiconductor chip of claim 17, wherein said second metallization structure has an entire top surface exposed to an ambience.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (160)
Burns Stanley G. ; Gruber Carl ; Shanks Howard R. ; Constant Alan P. ; Landin Allen R. ; Schmidt David H., Amorphous silicon on insulator VLSI circuit structures.
Fan, Yang-Tung; Chu, Cheng-Yu; Fan, Fu-Jier; Lin, Shih-Jane; Peng, Chiou-Shian; Chen, Yen-Ming; Lin, Kuo-Wei, Bumping process to increase bump height and to create a more robust bump structure.
Feilchenfeld Natalie Barbara ; Fuerniss Stephen Joseph ; Gaynes Michael Anthony ; Pierson Mark Vincent ; Hoontrakul Pat, Component carrier with raised bonding sites.
Golshan Shahin (Midland TX) St. Martin Craig A. (Midland TX) Rhodine Craig W. (Midland TX), Configuration and method for positioning semiconductor device bond pads using additional process layers.
Chittipeddi Sailesh ; Cochran William T. ; Smooha Yehuda, Device and method of manufacture for an integrated circuit having a BIST circuit and bond pads incorporated therein.
Elkmann Norbert,DEX ; Schmucker Ulrich,DEX ; Scharfe Holger,DEX ; Schoop Christian,DEX ; Kubbe Ingo,DEX, Drive device for moving a robot or vehicle on flat, inclined or curved surfaces, particularly of a glass construction a.
Chittipeddi, Sailesh; Cochran, William Thomas; Smooha, Yehuda, Dual damascene bond pad structure for lowering stress and allowing circuitry under pads.
Efland Taylor R. (Richardson TX) Cotton Dave (Plano TX) Skelton Dale J. (Plano TX), ESD protection structure using LDMOS diodes with thick copper interconnect.
Nakanishi Keiichirou (Kokubunji JPX) Yamada Minoru (Hanno JPX) Saitoh Tatsuya (Kokubunji JPX) Yamamoto Kazumichi (Kokubunji JPX), Integrated circuit device having an ic chip mounted on the wiring substrate and having suitable mutual connections betwe.
Lamson Michael A. (Van Alstyne TX) Edwards Darvin R. (Dallas TX), Integrated circuit device having bumped power supply buses over active surface areas and method of manufacture thereof.
Havemann Robert H. ; Jain Manoj K., Integrated circuit insulator and structure using low dielectric insulator material including HSQ and fluorinated oxide.
Shen Chi-Cheong ; Abbott Donald C. ; Bucksch Walter,DEX ; Corsi Marco ; Efland Taylor Rice ; Erdeljac John P. ; Hutter Louis Nicholas ; Mai Quang ; Wagensohner Konrad,DEX ; Williams Charles Edward, Integrated circuit with bonding layer over active circuitry.
Bertin Claude L. (South Burlington VT) Howell Wayne J. (South Burlington VT) Hedberg Erik L. (Essex Junction VT) Kalter Howard L. (Colchester VT) Kelley ; Jr. Gordon A. (Essex Junction VT), Integrated memory cube, structure and fabrication.
Ahmad Umar M. U. (Both of Hopewell Junction NY) Kumar Ananda H. (Both of Hopewell Junction NY) Perfecto Eric D. (Wappingers Falls NY) Prasad Chandrika (Wappingers Falls NY) Purushothaman Sampath (Yor, Interconnect structure having improved metallization.
David V. Horak ; William A. Klaasen ; Thomas L. McDevitt ; Mark P. Murray ; Anthony K. Stamper, Interconnection structure and method for fabricating same.
Farrar Paul A. (South Burlington VT) Geffken Robert M. (Burlington VT) Kroll Charles T. (Raleigh NC), Method for forming dense multilevel interconnection metallurgy for semiconductor devices.
Leu, Jihperng; Wu, Chih-I; Zhou, Ying; Kloster, Grant M., Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics.
Carlos J. Sambucetti ; Daniel C. Edelstein ; John G. Gaudiello ; Judith M. Rubino ; George Walker, Method for preparing a conductive pad for electrical connection and conductive pad formed.
Agarwala Birendra N. ; Dalal Hormazdyar M. ; Nguyen Du B. ; Rathore Hazara S., Method for providing electrically fusible links in copper interconnection.
Chang Mark S. (Los Altos CA) Cheung Robin W. (Cupertino CA), Method of decreased interlayer dielectric constant in a multilayer interconnect structure to increase device speed perfo.
Ilderem Vida (Puyallup WA) Iranmanesh Ali A. (Federal Way WA) Solheim Alan G. (Puyallup WA) Blair Christopher S. (Puyallup WA) Jerome Rick C. (Puyallup WA) Lahri Rajeeva (Puyallup WA) Biswal Madan (P, Method of fabricating BiCMOS device.
Efland Taylor R. ; Mai Quang X. ; Williams Charles E. ; Keller Stephen A., Method of forming improved thick plated copper interconnect and associated auxiliary metal interconnect.
Barr, Alexander L.; Venkatesan, Suresh; Clegg, David B.; Cole, Rebecca G.; Adetutu, Olubunmi; Greer, Stuart E.; Anthony, Brian G.; Venkatraman, Ramnath; Braeckelmann, Gregor; Reber, Douglas M.; Crown, Method of forming semiconductor device including interconnect barrier layers.
Bahrle Dieter (Schoenaich DEX) Frasch Peter (Boeblingen DEX) Konig Wilfried (Gaertringen DEX) Schwerdt Friedrich (Sindelfingen DEX) Thelen Ursula (Sindelfingen DEX) Vogtmann Theodor (Holzgerlingen DE, Method of improving the adherence of metallic conductive lines on polyimide layers.
Bandyopadhyay Basab ; Fulford ; Jr. H. Jim ; Dawson Robert ; Hause Fred N. ; Michael Mark W. ; Brennan William S., Method of making an integrated circuit which uses an etch stop for producing staggered interconnect lines.
Costrini Gregory ; Goldblatt Ronald Dean ; Heidenreich ; III John Edward ; McDevitt Thomas Leddy, Method/structure for creating aluminum wirebound pad on copper BEOL.
Laurent Basteres FR; Ahmed Mhani FR; Fran.cedilla.ois Valentin FR; Jean-Michel Karam FR, Monolithic integrated circuit incorporating an inductive component and process for fabricating such an integrated circuit.
Cronin John E. (Milton) Farrar ; Sr. Paul A. (South Burlington) Linde Harold G. (Richmond) Previti-Kelly Rosemary A. (Richmond VT), Passivation of metal in metal/polyimide structure.
Smith Donald L. ; Thornton Robert L. ; Chua Christopher L. ; Fork David K., Photolithographically patterned spring contact and apparatus and methods for electrically contacting devices.
E. Henry Stevens, Process and manufacturing tool architecture for use in the manufacturing of one or more protected metallization structures on a workpiece.
Nanda Madan M. (Reston VA) Peterman Steven L. (Manassas VA) Stanasolovich David (Manassas VA), Process for defining vias through silicon nitride and polyimide.
Sun Shih-Wei (Austin TX) Kosa Yasunobu (Austin TX) Yeargain John R. (Austin TX), Process for forming a structure which electrically shields conductors.
Seppala Bryan R. (Apple Valley MN) Backer Todd G. (Apple Valley MN) Maier Lothar (Eden Prairie MN), Process for manufacturing a semiconductor device bump electrode using a rapid thermal anneal.
Moore Paul McKayCTY Burlingame, Reflectance enhancing thin film stack in which pairs of dielectric layers are on a reflector and liquid crystal is on the dielectric layers.
Toyosawa, Kenji; Ono, Atsushi; Chikawa, Yasunori; Sakaguchi, Nobuhisa; Nakamura, Nakae; Nakata, Yukinori, Semiconductor device having active element connected to an electrode metal pad via a barrier metal layer and interlayer insulating film.
Akagawa Masatoshi,JPX ; Higashi Mitsutoshi,JPX ; Iizuka Hajime,JPX ; Arai Takehiko,JPX, Semiconductor device having an element with circuit pattern thereon.
Wenzel James F. (Austin TX) Chopra Mona A. (Austin TX) Foster Stephen W. (Dripping Springs TX), Semiconductor device having built-in high frequency bypass capacitor.
Shimizu Kazuhiro,JPX ; Watanabe Hiroshi,JPX ; Takeuchi Yuji,JPX ; Aritome Seiichi,JPX ; Watanabe Toshiharu,JPX, Semiconductor memory device having a first source line arranged between a memory cell string and bit lines in the direction crossing the bit lines and a second source line arranged in parallel to the.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structure including a titanium barrier layer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.