$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Virtual machine management using processor state information 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/455
  • G06F-009/46
출원번호 US-0609202 (2003-06-26)
등록번호 US-7415708 (2008-08-19)
발명자 / 주소
  • Knauerhase,Robert C.
  • Tewari,Vijay
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Blakely, Sokoloff, Taylor & Zafman LLP
인용정보 피인용 횟수 : 24  인용 특허 : 136

초록

A method, system, and apparatus are provided for virtual machine management. According to one embodiment, processor state information associated with a processor is evaluated, and the processor state information is used to manage one or more virtual machines.

대표청구항

What is claimed is: 1. A method comprising: gathering information relating to a processor, wherein the information comprises processor state information having one or more of characteristics of the processor, history of the processor, characteristics of a first virtual machine and a second virtual

이 특허에 인용된 특허 (136)

  1. Hatada Minoru (Ebina JPX) Ishida Hideaki (Kawasaki JPX) Matsushita Masatoshi (Kawasaki JPX), Access control method for multiprocessor systems.
  2. Kaneda Saburo (Yokohama JPX) Tsuchimoto Takamitsu (Kawasaki JPX) Shimizu Kazuyuki (Machida JPX) Ikegami Fujio (Yokohama JPX), Address control system for software simulation.
  3. Gannon Patrick M. (Poughkeepsie NY) Gum Peter H. (Poughkeepsie NY) Hough Roger E. (Highland NY) Murray Robert E. (Woodstock NY), Apparatus and method for TLB purge reduction in a multi-level machine system.
  4. Davis Derek L., Apparatus and method for a vetted field upgrade.
  5. Victor Webber, Apparatus and method for decreasing the response times of interrupt service routines.
  6. Pearce John J. (DelValle TX), Apparatus and method for limiting access to mass storage devices in a computer system.
  7. Bogin Zohar ; VonBokern Vincent E., Apparatus and method for preventing access to SMRAM space through AGP addressing.
  8. Bealkowski Richard (Delray Beach FL) Blackledge ; Jr. John W. (Boca Raton FL) Cronk Doyle S. (Boca Raton FL) Dayan Richard A. (Boca Raton FL) Dixon Jerry D. (Boca Raton FL) Kinnear Scott G. (Boca Rat, Apparatus and method for preventing unauthorized access to BIOS in a personal computer system.
  9. Davis Derek L., Apparatus and method for providing secured communications.
  10. Heller Andrew R. (Morgan Hill CA) Worley ; Jr. William S. (Endicott NY), Authorization mechanism for transfer of program control or data between different address spaces having different storag.
  11. Chaum David L. (14652 Sutton St. Sherman Oaks CA 91403), Blind unanticipated signature systems.
  12. Pfefferle William Charles, Catalytic method.
  13. Ermolovich Thomas R. (Lexington MA) Stewart Robert E. (Stow MA) Leonard Judson S. (Acton MA) Cutler David N. (Nashua NH), Communications device for data processing system.
  14. Nelson, Michael; Devine, Scott W.; Lim, Beng-Hong, Computer configuration for resource management in systems including a virtual machine.
  15. Cummins Marty T. (Rochester MI), Computer software encryption apparatus.
  16. Satou Mitsugu,JPX ; Iwata Shunichi,JPX, Computer system and semiconductor device on one chip including a memory and central processing unit for making interlock access to the memory.
  17. Nakajima Atsushi (Fujisawa JPX) Nakagawa Yaoko (Hadano JPX), Computer system of virtual machines sharing a vector processor.
  18. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple memory zones in an isolated execution environment.
  19. Best Robert M. (16016 9th Ave. NE. Seattle WA 98155), Crypto microprocessor for executing enciphered programs.
  20. Thomas Collins ; John Gregory ; Ralph Bestock, Cryptographic system.
  21. Herbert Howard C. ; Davis Derek L., Cryptographically protected paging subsystem.
  22. Guttag Karl M. (Houston TX), Data processing device formed on a single semiconductor substrate having secure memory.
  23. Ugon Michel (Maurepas FRX), Data processing system including programming voltage inhibitor for an electrically erasable reprogrammable nonvolatile m.
  24. Morley Richard E. (Greenville NH), Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and met.
  25. Morley Richard E. (Mason NH), Digital input/output system and method.
  26. England Paul ; DeTreville John D. ; Lampson Butler W., Digital rights management operating system.
  27. Lai Konrad K. (Aloha OR), Disabling tag bit recognition and allowing privileged operations to occur in an object-oriented memory protection mechan.
  28. Takahashi Richard J. (Phoenix AZ), Dual purpose security architecture with protected internal operating system.
  29. Nalawadi,Rajeev K.; Siddigi,Faraz A., Dynamically loading power management code in a secure environment.
  30. Davis, Derek L., Electronic system and method for controlling access through user authentication.
  31. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Executing isolated mode instructions in a secure system running in privilege rings.
  32. Nakamura Kouji,JPX, Exposure apparatus, output control method for energy source, laser device using the control method, and method of producing microdevice.
  33. Schneider Fred B. (Ithaca NY) Lampson Butler (Cambridge MA) Balkovich Edward (Acton MA) Thiel David (Colorado Springs CO), Fault tolerant computer system with shadow virtual processor.
  34. Akiyama Shin-Ichiro,JPX ; Yasuda Sadahiro,JPX ; Iizuka Yuichi,JPX ; Nishimoto Hiroaki,JPX ; Osada Yuuichi,JPX, Flash memory incorporating microcomputer having on-board writing function.
  35. Bernstein Peter Robert ; Shaw Andrew ; Thomas Royston Martin,GBX ; Veale Chris Allan ; Warner Peter,GBX ; Wolanin Donald John, Heterocyclic ketones.
  36. Dale E. Gulick, Interrupt driven isochronous task scheduler system.
  37. Madukkarumukumana,Rajesh S.; Schoinas,Ioannis; Neiger,Gilbert, Interrupt redirection for virtual partitioning.
  38. Kaplan Michael M. ; Ober Timothy ; Reed Peter, Kernel mode protection.
  39. Adams Phillip M. (Parowan UT) Holmstron Larry W. (Salt Lake City UT) Jacob Steve A. (South Weber UT) Powell Steven H. (Ogden UT) Condie Robert F. (Tuscon AZ) Culley Martin L. (Tuscon AZ), Kernels, description tables, and device drivers.
  40. Hazard Michel (Mareil Sur Mauldre FRX), Key protection device for smart cards.
  41. Birney Richard Eugene (Boca Raton FL) Davis Michael Ian (Boca Raton FL) Hood Robert Allen (Boca Raton FL), Key register controlled accessing system.
  42. Lim, Beng-Hong; Bugnion, Edouard; Devine, Scott W., Mechanism for restoring, porting, replicating and checkpointing computer systems using state extraction.
  43. Yoshida Yukihiro (Ikoma JPX) Izaki Toru (Nara JPX) Maegawa Toshiyuki (Higashiosaka JPX) Tominaga Satoshi (Yamatokoriyama JPX), Memory clear system.
  44. Nozue Hiroshi,JPX ; Saito Mitsuo,JPX ; Maeda Kenichi,JPX ; Asano Shigehiro,JPX ; Okamoto Toshio,JPX ; Sungho Shin,JPX ; Segawa Hideo,JPX, Memory management and protection system for virtual memory in computer system.
  45. Barnett Philip C.,GBX, Memory management method and apparatus for partitioning homogeneous memory and restricting access of installed applications to predetermined memory ranges.
  46. Hackbarth Holden G. (Colorado Springs CO), Memory management unit for the MIL-STD 1750 bus.
  47. Jablon David P. (Shrewsbury MA) Hanley Nora E. (Shrewsbury MA), Method and apparatus for assessing integrity of computer system software.
  48. Patarin Jacques,FRX, Method and apparatus for authenticating a data carrier intended to enable a transaction or access to a service or a loc.
  49. Chemin Francois (Plaisir FRX) Ugon Michel (Maurepas FRX), Method and apparatus for certifying services obtained using a portable carrier such as a memory card.
  50. Harold L. McFarland ; David R. Stiles ; Korbin S. Van Dyke ; Shrenik Mehta ; John Gregory Favor ; Dale R. Greenley ; Robert A. Cargnoni, Method and apparatus for debugging an integrated circuit.
  51. Dingwall Thomas J. ; Kumar Narasimha, Method and apparatus for embedding a real-time multi-tasking kernel in a non-real-time operating system.
  52. Helbig ; Sr. Walter A, Method and apparatus for enhancing computer system security.
  53. Ebrahim Zahir, Method and apparatus for implementing hardware protection domains in a system with no memory management unit (MMU).
  54. Wildgrube Frank L. ; Albrecht Mark, Method and apparatus for increasing security against unauthorized write access to a protected memory.
  55. Miller David A. ; Jansen Kenneth A. ; Culley Paul R. ; Taylor Mark ; Izquierdo Javier F., Method and apparatus for independently resetting processors and cache controllers in multiple processor systems.
  56. Jasmin Ajanovic ; Serafin Garcia ; David J. Harriman, Method and apparatus for initializing a computer interface.
  57. Van Dyke Korbin S., Method and apparatus for restricting memory access.
  58. Vu, Son Trung; Phan, Quang, Method and apparatus for secure processing of cryptographic keys.
  59. Cotichini Christian,CAX ; Cain Fraser,CAX ; Ashworth David G.,CAX ; Livingston Peter Michael Bruce,CAX ; Solymar Gabor,CAX ; Gardner Philip B.,CAX ; Woinoski Timothy S.,CAX, Method and apparatus to monitor and locate an electronic device using a secured intelligent agent.
  60. Bonola Thomas J., Method and appartus for emulating a peripheral device to allow device driver development before availability of the per.
  61. Kahle James Allan ; Loper Albert J. ; Mallick Soummya ; Ogden Aubrey Deene ; Sell John Victor, Method and system for enhanced management operation utilizing intermixed user level and supervisory level instructions w.
  62. Paul McGough, Method and system for performing secure electronic digital streaming.
  63. Barakat Simon (Andresy FRX), Method and system for suthenticating electronic memory cards.
  64. Saada Charles,FRX, Method and system for writing information in a data carrier making it possible to later certify the originality of this.
  65. Hazard Michel (Mareil/Mauldre FRX) Ugon Michel (Maurepas FRX), Method for authenticating an external authorizing datum by a portable object, such as a memory card.
  66. Melo Michael D. (Billerica MA), Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 8048.
  67. Hazard Michel (Mareil/Mauldre FRX), Method for certifying the authenticity of a datum exchanged between two devices connected locally or remotely by a trans.
  68. Ugon Michel (Maurepas FRX) Oisel Andr (Elancourt FRX), Method for checking the integrity of a program or data, and apparatus for implementing this method.
  69. Jean Bausch DE, Method for improving controllability in data processing system with address translation.
  70. Lee, Sang Ho; Oh, Jang Keun, Method for measuring quantity of usage of CPU.
  71. Davis Derek L. (Phoenix AZ), Method for providing a roving software license from one node to another node.
  72. Spilo Michael L. (248 E. 31st St. New York NY 10016), Method for providing protected mode services for device drivers and other resident software.
  73. Schwenk Joerg,DEX, Method for securing system protected by a key hierarchy.
  74. Ugon Michel (Maurepas FRX), Method for signature of an information processing file, and apparatus for implementing it.
  75. Patarin Jacques (Viroflay FRX), Method for the authentication of a portable object by an offline terminal, and apparatus for implementing the process.
  76. Tarik Slassi FR, Method of authenticating a personal code of a user of an integrated circuit card.
  77. Rigal Vincent,FRX ; Koeberle Thierry,FRX, Method of writing information securely in a portable medium.
  78. Ganapathy Narayanan ; Stevens Luis F. ; Schimmel Curt F., Method, system and computer program product for dynamically allocating large memory pages of different sizes.
  79. Albrecht Mark ; Wildgrube Frank, Methods and apparatus for preventing unauthorized write access to a protected non-volatile storage.
  80. Ueno Masahiro (Hitachi JPX) Ono Kenichi (Hitachi JPX) Yamamoto Toshitaka (Hitachi JPX), Microcomputer with programmable ROM.
  81. Eugene Feng ; Gary Phillips, Microcontroller system having allocation circuitry to selectively allocate and/or hide portions of a program memory address space.
  82. Phillips, Gary; Feng, Eugene, Microcontroller system having security circuitry to selectively lock portions of a program memory address space.
  83. Grimmer ; Jr. George G. ; Rhoades Michael W., Microcontroller with security logic circuit which prevents reading of internal memory by external program.
  84. Goetz John W. ; Mahin Stephen W. ; Bergkvist John J., Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set archi.
  85. Blomgren James S. (San Jose CA) Bracking Jimmy (San Jose CA) Richter David (San Jose CA) Spahn Francis (El Cerrito CA), Microprocessor with operation capture facility.
  86. Ganesan Ramanan V. ; Rao Vijay, Modem compatible method and apparatus for encrypting data that is transparent to software applications.
  87. Jose Alberto Tello CA, Modified computer motherboard security and identification system.
  88. Carlisle Adams CA; Michael J. Wiener CA, Multi-factor biometric authenticating device and method.
  89. Jensen, David W.; Koenck, Steven E., Multiple virtual machine system with efficient cache memory design.
  90. Reardon David C., Network security system allowing access and modification to a security subsystem after initial installation when a master token is in place.
  91. Davis Derek L., Optimized security functionality in an electronic system.
  92. Bhide Chandrashekhar W. ; Singh Jagdeep ; Oestreicher Don, Performance optimizations for computer networks utilizing HTTP.
  93. Derek L. Davis ; Howard C. Herbert, Platform and method for assuring integrity of trusted agent communications.
  94. Hostetter Mathew J., Pointer verification system and method.
  95. Garney John I. (Aloha OR), Preservation of a computer system processing state in a mass storage device.
  96. Ugon Michel,FRX, Process for loading a protected storage zone of an information processing device, and associated device.
  97. Provanzano Salvatore R. (Melrose MA) Aldrich Wilbert H. (Winchester MA) D\Angelo Robert A. (Windham NH) Drottar Emil P. (Ipswich MA) Finnegan ; Jr. John J. (Hudson NH) Heom James (Bedford MA) Hill La, Programmable controller.
  98. Ashe Vincent,IEX, Protection for customer programs (EPROM).
  99. Robinson Paul T. (Arlington MA) Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA), Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces.
  100. John K. Gee ; David A. Greve ; David S. Hardin ; Allen P. Mass ; Michael H. Masters ; Nick M. Mykris ; Matthew M. Wilding, Real time processor capable of concurrently running multiple independent JAVA machines.
  101. Maytal Benjamin,ILX, Real-time task manager for a personal computer.
  102. Davis Derek L. (Phoenix AZ), Roving software license for a hardware agent.
  103. Goire Christian (Les Clayes Sous Bois FRX) Sigaud Alain (Elancourt FRX) Moyal Eric (Paris FRX), Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal.
  104. Brands Stefanus A. (Ina Boudier-Bakkerlaan 143 (iii) XW Utrecht NLX 3582 ), Secret-key certificates.
  105. Davis Derek L., Secure BIOS.
  106. Davis Derek L., Secure boot.
  107. Browne Hendrik A., Secure computer system and method of providing secure access to a computer system including a stand alone switch operable to inhibit data corruption on a storage device.
  108. Holtey Thomas O. (Newton MA) Wilson Peter J. (Leander TX), Secure memory card.
  109. Ugon Michel (Maurepas FRX), Security device prohibiting the function of an electronic data processing unit after a first cutoff of its electrical po.
  110. Ashe Vincent,IEX, Security system protecting data with an encryption key.
  111. Karkhanis Nitin Y. ; Noel Karen Lee, Sharing memory pages and page tables among computer processes.
  112. Serikawa Mitsuhiko,JPX ; Tagami Ryou,JPX ; Kawamura Akihisa,JPX ; Matsumoto Masaharu,JPX ; Oda Mikio,JPX ; Numazu Hiroko,JPX, Sound field and sound image control apparatus and method.
  113. Hanson Roger D. ; Sterrett Dale E., Straight through muffler with conically-ended output passage.
  114. Hudson Jerome D. ; Champagne Jean-Paul,FRX ; Galindo Mary A. ; Hickerson Cynthia M. K. ; Hickman Donna R. ; Lockhart Robert P. ; Saddler Nancy B. ; Stange Patricia A., System and method for accessing enterprise-wide resources by presenting to the resource a temporary credential.
  115. Davis Derek L., System and method for configuring and registering a cryptographic device.
  116. Derek L. Davis, System and method for ensuring integrity throughout post-processing.
  117. Angelo Michael F. ; Olarig Sompong P. ; Wooten David R. ; Driscoll Dan J., System and method for performing secure device communications in a peer-to-peer bus architecture.
  118. Ireton Mark A. ; Champagne Gerald ; Marler Corbett A., System and method for performing software patches in embedded systems.
  119. Paul C. Drews, System and method for verifying the integrity and authorization of software before execution in a local platform.
  120. Edouard Bugnion ; Scott W. Devine ; Mendel Rosenblum, System and method for virtualizing computer systems.
  121. Schneck Paul B. ; Abrams Marshall D., System for controlling access and distribution of digital property.
  122. Poisner, David L., System for detecting over-clocking uses a reference signal thereafter preventing over-clocking by reducing clock rate.
  123. Poisner David I., System for providing first type access to register if processor in first mode and second type access to register if proc.
  124. Inoue Taro (Sagamihara JPX) Umeno Hidenori (Kanagawa JPX) Tanaka Shunji (Sagamihara JPX) Yamamoto Tadashi (Kanagawa JPX) Ohtsuki Toru (Hadano JPX), System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode.
  125. Schimmel Curt F., System, method and computer program product for page sharing between fault-isolated cells in a distributed shared memory system.
  126. Little Wendell L. ; Curry Stephen M. ; Loomis Donald W., Systems and methods for protecting access to encrypted information.
  127. Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
  128. Nardone Joseph M. ; Mangold Richard T. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant methods and apparatus.
  129. Nardone Joseph M. ; Mangold Richard P. ; Pfotenhauer Jody L. ; Shippy Keith L. ; Aucsmith David W. ; Maliszewski Richard L. ; Graunke Gary L., Tamper resistant player for scrambled contents.
  130. Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA) Robinson Paul T. (Arlington MA) Witek Richard T. (Littleton MA), Translation buffer for virtual machines with address space match.
  131. Guthery Scott B., Validating and certifying execution of a software program with a smart card.
  132. Matsuura Hidekazu (Kawasaki JPX), Virtual computer control system effectively using a CPU with predetermined assignment ratios of resources based on a fir.
  133. Bugnion Edouard ; Devine Scott W. ; Rosenblum Mendel, Virtual machine monitors for scalable multiprocessors.
  134. Seki Yukihiro (Yokohama JPX) Itoh Hiromichi (Yokohama JPX) Tsujioka Shigeo (Yokohama JPX), Virtual machine with hardware display controllers for base and target machines.
  135. Noel Karen Lee ; Harvey Michael Seward, Virtual memory allocation in a virtual address space having an inaccessible gap.
  136. Scott W. Devine ; Edouard Bugnion ; Mendel Rosenblum, Virtualization system including a virtual machine monitor for a computer with a segmented architecture.

이 특허를 인용한 특허 (24)

  1. Kruglick, Ezekiel, Activating continuous world switch security for tasks to allow world switches between virtual machines executing the tasks.
  2. Weatherhead, Andrew N.; Carmount, Mark K., Automatic fault tuning.
  3. Robinson, Matthew Douglas; Learmonth, Peter R.; Stewart, Michael Vaughn; Forgette, Eric Paul, Cloning virtual machines.
  4. Robinson, Matthew Douglas; Learmonth, Peter R.; Stewart, Michael Vaughn; Forgette, Eric Paul, Cloning virtual machines.
  5. Khodorkovsky, Oleksandr; Presant, Stephen D., Method and apparatus for power management of a processor in a virtual environment.
  6. Kinsey, Jeffrey Brian; Garg, Pankaj; Traut, Eric P.; Oshins, Jacob, Method and system for virtual service isolation.
  7. Mizuno, Satoshi, Method of selecting one of execution schedules of guest OSes and virtual machine monitor employing the method.
  8. Weatherhead, N. Andrew; Carmount, Mark K., Module arbitration and ownership enhancements.
  9. Weatherhead, N. Andrew; Carmount, Mark K., Module class subsets for industrial control.
  10. Bennett, Steven M.; Anderson, Andrew V.; Jeyasingh, Stalinselvaraj; Kagi, Alain; Neiger, Gilbert; Uhlig, Richard; Zou, Xiang; Smith, III, Lawrence; Rodgers, Scott, Optimizing processor-managed resources based on the behavior of a virtual machine monitor.
  11. Bennett, Steven M.; Anderson, Andrew V.; Jeyasingh, Stalinselvaraj; Kägi, Alain; Neiger, Gilbert; Uhlig, Richard; Zou, Xiang; Smith, Lawrence; Rodgers, Scott, Optimizing processor-managed resources based on the behavior of a virtual machine monitor.
  12. Weatherhead, N. Andrew; Kaufman, Philip John, Patterns employed for module design.
  13. Liu, Lei, Performance management in a virtual computing environment.
  14. Yamakabe, Takashi; Fujino, Shuji, Redistribution of unused resources assigned to a first virtual computer having usage below a predetermined threshold to a second virtual computer.
  15. Wei, Eric Paul; Niemoller, Albert Park; Greenfield, James Alfred Gordon, Scheduled execution of instances.
  16. Weatherhead, N. Andrew; Carmount, Mark K.; Wei, Jennifer; Meyer, Kenneth Carl; Mauk, Ronald L., Standard MES interface for discrete manufacturing.
  17. Weatherhead, N. Andrew; Carmount, Mark K., State propagation for modules.
  18. Scales, Daniel J.; Jensen, Thorbioern Donbaek, Storage multipath management in a virtual computer system.
  19. Khanna, Saurabh, System and method for managing virtual machine states by restoring previously saved states based on a virtual machine application's request active with the virtual machine.
  20. Khanna, Saurabh, Techniques for managing virtual machine (VM) states.
  21. Weatherhead, N. Andrew; Carmount, Mark K., Unit module state processing enhancements.
  22. Reed, Dale Edward; Carmou, Mark K.; Weatherhead, N. Andrew, Validation of configuration settings in an industrial process.
  23. Mizuno, Satoshi, Virtual computer system managing schedule for allocating CPU to guest OSes and guest OS scheduling method.
  24. Serebrin, Benjamin C.; Haertel, Michael, World switch between virtual machines with selective storage of state information.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로