Some embodiments of the invention provide a reconfigurable IC that has several reconfigurable circuits. Each reconfigurable circuit for configurably performing a set of operations and for reconfiguring at a first frequency. The reconfigurable IC also has at least one reconfiguration signal generator
Some embodiments of the invention provide a reconfigurable IC that has several reconfigurable circuits. Each reconfigurable circuit for configurably performing a set of operations and for reconfiguring at a first frequency. The reconfigurable IC also has at least one reconfiguration signal generator for receiving a clock signal at a second frequency and producing a set of reconfiguration signals with a third frequency. The reconfiguration signals are supplied to the reconfigurable circuits to direct the reconfiguration of the reconfigurable circuits at the first frequency.
대표청구항▼
We claim: 1. An integrated circuit (IC) comprising: a) first and second tiles comprising sets of reconfigurable circuits; and b) a clock for supplying a clock signal to the first and second tiles, the first tile for configurably performing operations at a first rate based on the clock signal, and t
We claim: 1. An integrated circuit (IC) comprising: a) first and second tiles comprising sets of reconfigurable circuits; and b) a clock for supplying a clock signal to the first and second tiles, the first tile for configurably performing operations at a first rate based on the clock signal, and the second tile for configurably performing operations at a second rate based on the clock signal. 2. The IC of claim 1, wherein the first tile further comprises a local signal generator (1) for receiving the clock signal and (2) for generating a first local signal that causes a first set of reconfigurable circuits of the first tile to operate at the first rate. 3. The IC of claim 2, wherein the first local signal has a lower rate than the first rate. 4. The IC of claim 2, wherein the local signal generator of the first tile generates a second local signal that causes a second set of reconfigurable circuits in the first tile to operate at a third rate. 5. The IC of claim 4, wherein the first set of reconfigurable circuits are logic circuits for performing computations and the second set of reconfigurable circuits are routing circuits for performing routing operations. 6. The IC of claim 2, wherein the second tile further comprises a local signal generator (1) for receiving the clock signal and (2) for generating a second local signal that causes a set of reconfigurable circuits of the second tile to operate at the second rate. 7. The IC of claim 6, wherein the set of reconfigurable circuits of the first tile (1) receive sets of configuration data that specify the operations of the set of reconfigurable circuits at the first rate and (2) reconfigure based on the received sets of configuration data, wherein the first local signal is for retrieving sets of configuration data for the sets of reconfigurable circuits of the first tile. 8. The IC of claim 7, wherein the set of reconfigurable circuits of the second tile (1) receive sets of configuration data that specify the operations of the set of reconfigurable circuits at the second rate and (2) reconfigure based on the received sets of configuration data at the second rate, wherein the second local signal is for retrieving sets of configuration data for the sets of reconfigurable circuits of the second tile. 9. An electronic device comprising: an integrated circuit (IC) comprising: a) first and second tiles comprising sets of configurable circuits; and b) a clock for supplying a clock signal to the first and second tiles, the first tile for configurably performing operations at a first rate based on the clock signal, and the second tile for configurably performing operations at a second rate based on the clock signal. 10. The electronic device of claim 9, wherein the clock is a first clock supplying a first clock signal and the IC further comprises a second clock for supplying a second clock signal to the first and second tiles, wherein the first and second tiles each select between the first and second clock signals to supply to the sets of circuits. 11. The electronic device of claim 10, wherein the first tile selects the second clock signal and the second tile selects the first clock signal. 12. The electronic device of claim 10, wherein the first and second tiles select the second clock signal to supply to the sets of circuits. 13. The electronic device of claim 9, wherein the clock is generated outside the IC. 14. The electronic device of claim 9, wherein the clock is generated outside the first and second tiles. 15. A method for distributing a clock across first and second tiles of an integrated circuit (IC), wherein the first and second tiles comprise sets of reconfigurable circuits, the method comprising: a) at the first and second tiles, receiving a clock signal; b) configurably performing operations within the first tile at a first rate based on the clock signal; and c) configurably performing operations within the second tile at a second rate based on the clock signal. 16. The method of claim 15 further comprising generating a first local signal within the first tile based on the received clock signal prior to configurably performing the operations within the first tile, wherein the first local signal causes a first set of circuits of the first tile to operate at the first rate. 17. The method of claim 16, wherein the first local signal of the first tile has a lower rate than the first rate. 18. The method of claim 16 further comprising generating a second local signal within the first tile based on the received clock signal prior to configurably performing the operations within the first tile, wherein the second local signal causes a second set of circuits in the first tile to operate at a third rate. 19. The method of claim 16, wherein configurably performing the operations within the first tile comprises (1) receiving sets of configuration data that specify the operations of the set of circuits at the first rate, and (2) reconfiguring based on the received sets of configuration data, wherein the first local signal is for retrieving sets of configuration data for the sets of circuits of the first tile. 20. The method of claim 15, wherein the clock is a first clock supplying a first clock signal and wherein receiving the first clock at the first and second tiles comprises (1) receiving a second clock signal at the first and second tiles, and (2) at the first and second tiles, selecting between the first and second clock signals to configurably perform the operations. 21. The method of claim 20, wherein the first tile selects the second clock signal and the second tile selects the first clock signal. 22. The method of claim 20, wherein the first and second tiles select the second clock signal to supply to the sets of circuits. 23. A method comprising: a) retrieving a plurality of configuration data sets at a first rate, said configuration data sets for reconfiguring at least one reconfigurable circuit of an integrated circuit; b) selecting a particular configuration data set from the retrieved configuration data sets at a second rate; and c) supplying the particular selected configuration data set to the at least one reconfigurable circuit, said reconfigurable circuit for configurably performing operations at a third rate based on the selected configuration data set. 24. The method of claim 23, wherein retrieving a plurality of configuration data sets at the first rate comprises retrieving each configuration data set at different phases of the first rate. 25. The method of claim 23, wherein retrieving a plurality of configuration data sets at the first rate comprises a set of reconfiguration signals operating at the first rate for retrieving the configuration data sets from configuration data storage. 26. The method of claim 25, wherein the set of reconfiguration signals is a set that includes at least two signals that are never active at the same time. 27. The method of claim 23, wherein the third rate is faster than the first and second rates. 28. The method of claim 27, wherein the second rate is faster than the first rate. 29. A system comprising: a) a set of reconfigurable circuits each for configurably performing a set of operations and for reconfiguring at a first rate; b) a set of configuration data storage for storing configuration data sets; c) a set of interconnect circuits for (1) receiving the configuration data sets from the configuration data storage at a second rate and for (2) supplying the retrieved configuration data sets to the reconfigurable circuit at a third rate. 30. The system of claim 29, wherein the set of interconnect circuits receive the configuration data sets at the first rate via a set of reconfiguration signals operating at the second rate, said set of reconfiguration is a set that includes at least two signals that are never active at the same time. 31. The system of claim 29, wherein the set of interconnect circuits receive each configuration data set at different phases of the second rate. 32. The system of claim 29, wherein the first rate is faster than the second and third rates. 33. The system of claim 32, wherein the third rate is faster than the second rate.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (124)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Sima, Mihai; Miller, Scott Alexander; McGuire, Michael Liam, Level-restoring buffers for programmable interconnect circuits and method for building the same.
Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.