Programmable gate array and embedded circuitry initialization and processing
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/00
H03K-019/173
출원번호
US-0898582
(2004-07-23)
등록번호
US-7420392
(2008-09-02)
발명자
/ 주소
Schultz,David P.
Douglass,Stephen M.
Young,Steven P.
Herron,Nigel G.
Vashi,Mehul R.
Sowards,Jane W.
출원인 / 주소
XILINX, Inc.
대리인 / 주소
Liu,Justin
인용정보
피인용 횟수 :
7인용 특허 :
92
초록▼
Interconnecting logic provides connectivity of an embedded fixed logic circuit, or circuits, with programmable logic fabric of a programmable gate array such that the fixed logic circuit functions as an extension of the programmable logic fabric. The interconnecting logic includes interconnecting ti
Interconnecting logic provides connectivity of an embedded fixed logic circuit, or circuits, with programmable logic fabric of a programmable gate array such that the fixed logic circuit functions as an extension of the programmable logic fabric. The interconnecting logic includes interconnecting tiles and may further include interfacing logic. The interconnecting tiles provide selective connectivity between inputs and/or outputs of the fixed logic circuit and interconnect of the programmable logic fabric. The interfacing logic, when included, provides logic circuitry that conditions data transfers between the fixed logic circuit and the programmable logic fabric. In one operation, the programmable logic fabric is configured prior to the startup/boot sequence of the fixed logic circuit. In another operation, the fixed logic circuit is started up and is employed to configure the programmable logic fabric.
대표청구항▼
What is claimed is: 1. An integrated circuit, comprising: a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, an opening; and a fixed logic circuit, inserted into the opening such that the fixed logic circuit, is
What is claimed is: 1. An integrated circuit, comprising: a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, an opening; and a fixed logic circuit, inserted into the opening such that the fixed logic circuit, is surrounded by a number of the plurality of configurable logic blocks; wherein the fixed logic circuit and the programmable logic fabric are powered on and the fixed logic circuit is held in a known state; an entirety of the programmable logic fabric is configured while the fixed logic circuit is held in the known state; and after the entirety of the programmable logic-fabric is configured, the programmable logic fabric starts up the fixed logic circuit thereby enabling cooperative processing involving the fixed logic circuit and the now-configured programmable logic fabric. 2. The integrated circuit of claim 1, further comprising interconnecting logic that is operable to perform interfacing between the fixed logic circuit and the number of the plurality of configurable logic blocks. 3. The integrated circuit of claim 2, wherein the interconnecting logic comprises a multiplexer; at least one configurable logic block of the plurality of configurable logic blocks employs a first plurality of communication lines and the fixed logic circuit employs a second plurality of communication lines; and the multiplexer is operable to facilitate communication between the fixed logic circuit and the at least one configurable logic block of the plurality of configurable logic blocks. 4. The integrated circuit of claim 1, wherein a portion of the programmable logic fabric is configured for input/output communication with the fixed logic circuit. 5. The integrated circuit of claim 1, wherein the fixed logic circuit operates as a slave with respect to the programmable logic fabric that operates as a master. 6. The integrated circuit of claim 1, wherein the fixed logic circuit subsequently operates as a master with respect to the programmable logic fabric that operates as a slave. 7. The integrated circuit of claim 1, wherein the programmable logic fabric couples the fixed logic circuit to block RAM; and the programmable logic fabric loads a desired state into the block RAM that is employed in further operation of the fixed logic circuit. 8. The integrated circuit of claim 1, wherein the programmable logic fabric is substantially surrounded by a programmable input/output circuit; and the plurality of configurable logic blocks is arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, at least one additional opening; further comprising dedicated communication lines that facilitate communication between the fixed logic circuit and the programmable input/output circuit. 9. The integrated circuit of claim 8, wherein a predetermined state in which the fixed logic circuit is placed is loaded from the programmable input/output circuit via the dedicated communication line. 10. The integrated circuit of claim 8, wherein the integrated circuit comprises a plurality of metal layers in which dedicated communication lines are formed; and wherein a substantial portion of the dedicated communication lines are located in a single metal layer within the plurality of metal layers. 11. The integrated circuit of claim 8, wherein the fixed logic circuit is fully booted using the dedicated communication lines. 12. The integrated circuit of claim 8, wherein the fixed logic circuit is partially booted using the dedicated communication lines. 13. The integrated circuit of claim 1, wherein a portion of the programmable logic fabric is configured to enable booting of the fixed logic circuit before a remainder of the programmable logic fabric is configured. 14. The integrated circuit of claim 13, wherein the fixed logic circuit is operable to configure the remainder of the programmable logic fabric. 15. The integrated circuit of claim 13, wherein at least some of the portion of the programmable logic fabric that is initially configured to enable booting of the fixed logic circuit is reclaimed by the fixed logic circuit after the fixed logic circuit is fully booted. 16. The integrated circuit of claim 13, wherein the fixed logic circuit is operable to emulate a portion of the programmable logic fabric. 17. The integrated circuit of claim 1, wherein the fixed logic circuit is selected from the group consisting of digital signal processors, microprocessors, physical layer interfaces, link layer interfaces, network layer interfaces, audio processors, video graphics processors, and applications specific integrated circuits. 18. The integrated circuit of claim 1, wherein the programmable logic fabric comprises block RAM arranged into a plurality of block RAM strips. 19. The integrated circuit of claim 1, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that surrounds, at least in part, at least one additional opening; and further comprising a high speed data interface, inserted into the at least one additional opening, such that the high speed data interface is surrounded by at least one additional number of the plurality of configurable logic blocks. 20. The integrated circuit of claim 19, wherein the high speed data interface is located at an edge of the programmable logic fabric. 21. An integrated circuit, comprising: a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, an opening; and a fixed logic circuit, inserted into the opening such that the fixed logic circuit, is surrounded by a number of the plurality of configurable logic blocks; and a programmable input/output circuit that substantially surrounds the programmable logic fabric; wherein a portion of the programmable logic fabric is configured as input/output logic to facilitate communication between the fixed logic circuit and the programmable input/output circuit; the fixed logic circuit is powered on and booted by signaling providing from the programmable input/output circuit via the input/output logic configured portion of the programmable logic fabric; and a remainder of the programmable logic fabric is then configured. 22. The integrated circuit of claim 21, further comprising interconnecting logic that is operable to perform interfacing between the fixed logic circuit and the number of the plurality of configurable logic blocks. 23. The integrated circuit of claim 22, wherein the interconnecting logic comprises a multiplexer; at least one configurable logic block of the plurality of configurable logic blocks employs a first plurality of communication lines and the fixed logic circuit employs a second plurality of communication lines; and the multiplexer is operable to facilitate communication between the fixed logic circuit and the at least one configurable logic block of the plurality of configurable logic blocks. 24. The integrated circuit of claim 21, wherein the fixed logic circuit operates as a slave with respect to the programmable logic fabric that operates as a master. 25. The integrated circuit of claim 21, wherein the fixed logic circuit operates as a master with respect to the programmable logic fabric that operates as a slave. 26. The integrated circuit of claim 21, wherein the booting by signaling provided from the programmable input/output circuit via the input/output logic configured portion of the programmable logic fabric comprises a full booting of the fixed logic circuit. 27. The integrated circuit of claim 21, wherein the booting by signaling provided from the programmable input/output circuit via the input/output logic configured portion of the programmable logic fabric comprises a partial booting of the fixed logic circuit. 28. The integrated circuit of claim 27, wherein the partial booted fixed logic circuit is booted to a degree sufficient to direct the configuring of the remainder of the programmable logic fabric. 29. The integrated circuit of claim 21, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that also surrounds, at least in part, at least one additional opening; and further comprising dedicated communication lines, inserted into the at least one additional opening, to facilitate communication between the fixed logic circuit and the programmable input/output circuit. 30. The integrated circuit of claim 29, wherein a portion of the booting of the fixed logic circuit is provided by signaling providing from the programmable input/output circuit via the dedicated communication line. 31. The integrated circuit of claim 29, wherein the integrated circuit comprises a plurality of metal layers in which dedicated communication lines are formed; and wherein a substantial portion of the dedicated communication lines are located in a single metal layer within the plurality of metal layers. 32. The integrated circuit of claim 21, wherein the fixed logic circuit is selected from the group consisting of digital signal processors, microprocessors, physical layer interfaces, link layer interfaces, network layer interfaces, audio processors, video graphics processors, and applications specific integrated circuits. 33. The integrated circuit of claim 21, wherein the programmable logic fabric comprises block RAM arranged into a plurality of block RAM strips. 34. The integrated circuit of claim 21, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that surrounds, at least in part, at least one additional opening; and further comprising a high speed data interface, inserted into the at least one additional opening, such that the high speed data interface is surrounded by at least one additional number of the plurality of configurable logic blocks. 35. The integrated circuit of claim 34, wherein the high speed data interface is located at an edge of the programmable logic fabric. 36. The integrated circuit of claim 21, wherein a remainder of the programmable logic fabric is configured as directed by the fixed logic circuit. 37. An integrated circuit, comprising: a plurality of configurable logic blocks arranged and interconnected to form a programmable logic fabric that surrounds, at least in part, a first opening and a second opening; a fixed logic circuit, inserted into the first opening such that the fixed logic circuit, is surrounded by a number of the plurality of configurable logic blocks; a programmable input/output circuit that substantially surrounds the programmable logic fabric; and dedicated communication lines, inserted into the second opening, to facilitate communication between the fixed logic circuit and the programmable input/output circuit; and wherein the fixed logic circuit is powered on and booted by signaling providing from the programmable input/output circuit via the dedicated communication lines. 38. The integrated circuit of claim 37, wherein the programmable logic fabric is configured before the fixed logic circuit is booted. 39. The integrated circuit of claim 37, wherein the programmable logic fabric is configured after the fixed logic circuit is booted. 40. The integrated circuit of claim 37, wherein a portion of the programmable logic fabric is configured before the fixed logic circuit is booted; and a remainder of the programmable logic fabric is then configured as directed by the fixed logic circuit. 41. The integrated circuit of claim 37, wherein the integrated circuit comprises a plurality of metal layers in which dedicated the communication lines are formed; and wherein a substantial portion of the dedicated communication lines are located in a single metal layer within the plurality of metal layers. 42. The integrated circuit of claim 37, wherein the fixed logic circuit is selected from the group consisting of digital signal processors, microprocessors, physical layer interfaces, link layer interfaces, network layer interfaces, audio processors, video graphics processors, and applications specific integrated circuits. 43. The integrated circuit of claim 37, wherein the programmable logic fabric comprises block RAM arranged into a plurality of block RAM strips. 44. The integrated circuit of claim 37, wherein the plurality of configurable logic blocks is arranged and interconnected to form the programmable logic fabric that surrounds, at least in part, a third opening; and further comprising a high speed data interface is inserted into the third opening. 45. The integrated circuit of claim 44, wherein the high speed data interface is located at an edge of the programmable logic fabric.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (92)
Sambamurthy Namakkal S. (San Jose CA) Lai Woo-Ping (San Jose CA) VanGilder John P. (Sunnyvale CA), Apparatus and method for full-duplex ethernet communications.
Sambamurthy Namakkal S. (San Jose CA) Lai Woo-Ping (San Jose CA) VanGilder John P. (Sunnyvale CA), Apparatus and method for full-duplex ethernet communications.
Muraoka Hiroshi (Kawasaki JPX) Fujisaku Kiminori (Sagamihara JPX), Apparatus for suspending the bus cycle of a microprocessor by inserting wait states.
Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
Steven Paul Winegarden ; Bart Reynolds ; Brian Fox ; Jean-Didier Allegrucci ; Sridhar Krishnamurthy ; Danesh Tavana ; Arye Ziklik ; Andreas Papaliolios ; Stanley S. Yang ; Fung Fung Lee, Configurable processor system unit.
Douglass, Stephen M.; Ansari, Ahmad R., Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion.
DeHon Andre ; Knight ; Jr. Thomas F. ; Tau Edward ; Bolotski Michael ; Eslick Ian ; Chen Derrick ; Brown Jeremy, Dynamically programmable gate array with multiple contexts.
Hartmann Alfred C., Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Nguyen Bai, FPGA integrated circuit having embedded SRAM memory blocks and interconnect channel for broadcasting address and control signals.
Clifford Hessel ; Paul E. Voglewede ; Michael E. Kreeger ; Christopher D. Mackey ; Scott E. Marks ; Alfred W. Pietzold, III ; Louis M. Orsini ; John E. Gorton, Field programmable radio frequency communications equipment including a configurable if circuit, and method therefor.
Lien Jung-Cheun ; Huang Eddy Chieh ; Sun Chung-yuan ; Feng Sheng, Final design method of a programmable logic device that is based on an initial design that consists of a partial underlying physical template.
Colwell Robert P. (Portland OR) Papworth David B. (Beaverton OR) Fetterman Michael A. (Hillsboro OR) Glew Andrew F. (Hillsboro OR) Hinton Glenn J. (Portland OR) Coward Stephen M. (Aloha OR) Chen Grac, Hybrid execution unit for complex microprocessor.
Andrews William B. ; Britton Barry K. ; Hickey Thomas J. ; Modo Ronald T. ; Nguyen Ho T. ; Schadt Lorraine L. ; Singh Satwant, Hybrid programmable gate arrays.
Gilson Kent L. (255 N. Main St. ; Apt. 210 Salt Lake City UT 84115), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Gilson Kent L. (Salt Lake City UT), Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfi.
Lien Jung-Cheun ; Feng Sheng ; Sun Chung-yuan ; Huang Eddy Chieh, Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure.
Sutherland James (Santa Clara CA) Garverick Timothy L. (Cupertino CA) Takiar Hem P. (Fremont CA) Reyling ; Jr. George F. (Saratoga CA), Logical three dimensional interconnections between integrated circuit chips using a two dimensional multi-chip module.
Rostoker Michael D. (Boulder Creek CA) Gluss David (Woodside CA) Harrington Tom (Mountain View CA), Method and apparatus for interim, in-situ testing of an electronic system with an inchoate ASIC.
Jose Maria Insenser Farre ES; Julio Faura Enriquez ES, Microprocessor based mixed signal field programmable integrated device and prototyping methodology.
Barry K. Britton ; Ravikumar Charath ; Zheng Chen ; James F. Hoff ; Cort D. Lansenderfer ; Don McCarley ; Richard G. Stuby, Jr. ; Ju-Yuan D. Yang, Multi-master multi-slave system bus in a field programmable gate array (FPGA).
Ang, Roger; Ahuja, Atul; Lulla, Mukesh T.; Borkovic, Drazen; Small, Brian D.; Tralka, Charles C.; Chan, Andrew K.; Yee, Kevin K., Programmable device with an embedded portion for receiving a standard circuit design.
Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
Cliff Richard G. (Milpitas CA) Cope L. Todd (San Jose CA) McClintock Cameron R. (Mountain View CA) Leong William (San Fransisco CA) Watson James A. (Santa Clara CA) Huang Joseph (San Jose CA) Ahanin , Programmable logic array integrated circuits.
Patel, Rakesh H.; Turner, John E., Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M. ; Tran Giap H., Tileable and compact layout for super variable grain blocks within FPGA device.
Pressly Matthew D. ; Giles Grady L. ; Crouch Alfred L., Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation.
Hutton, Michael D.; Schleicher, II, James G.; Mansur, Daniel R., Field programmable gate array with integrated application specific integrated circuit fabric.
Hutton, Michael D.; Schleicher, II, James G.; Mansur, Daniel R., Field programmable gate array with integrated application specific integrated circuit fabric.
Hutton, Michael D.; Schleicher, II, James G.; Mansur, Daniel R., Field programmable gate array with integrated application specific integrated circuit fabric.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.