$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device with reduced package cross-talk and loss 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/00
출원번호 US-0257802 (2005-10-24)
등록번호 US-7435625 (2008-10-14)
발명자 / 주소
  • Condie,Brian W.
  • Mahalingam,Mali
  • Shah,Mahesh K.
출원인 / 주소
  • Freescale Semiconductor, Inc.
대리인 / 주소
    Ingrassia, Fisher & Lorenz, P.C.
인용정보 피인용 횟수 : 4  인용 특허 : 27

초록

Structure and method are provided for plastic encapsulated semiconductor devices having reduced package cross-talk and loss. Semiconductor die are first coated with a buffer region having a lower dielectric constant ε and/or lower loss tangent δ than the plastic encapsulation. The encapsu

대표청구항

What is claimed is: 1. A method of encapsulating a semiconductor die, comprising: mounting the die on a lead-frame; adding particles of a filler to a resin, wherein the particles of the filler have a mix of filler sizes, and the particles of the filler are tightly packed within the resin; covering

이 특허에 인용된 특허 (27)

  1. Amagai, Akikazu; Ishii, Kenzi; Hiramatsu, Kiyonari; Miyamoto, Makoto; Ohno, Daisuke; Yamazaki, Katsutoshi; Norisue, Yasumasa, Bifunctional phenylene ether oligomer, its derivatives, its use and process for the production thereof.
  2. Steven R. Smith, Bow resistant plastic semiconductor package and method of fabrication.
  3. Zarnoch, Kenneth Paul; Guo, Hua; Chao, Herbert Shin-I, Curable resin composition, method for the preparation thereof, and articles derived thereform.
  4. Yamazaki Shunpei,JPX ; Tsuchiya Mitsunori,JPX ; Urata Kazuo,JPX ; Koyama Itaru,JPX ; Imatou Shinji,JPX ; Hayashi Shigenori,JPX ; Hirose Naoki,JPX ; Sasaki Mari,JPX ; Ishida Noriya,JPX ; Wada Kouhei,J, Electronic device including a densified region.
  5. Gold Glenn E. (Coconut Creek FL) Suppelsa Anthony B. (Coral Springs FL) Suppelsa Anthony J. (Coral Springs FL), Encapsulated electronic component having a heat diffusing layer.
  6. Dragon, Christopher P.; Burger, Wayne R.; Lamey, Daniel J., High frequency semiconductor device and method of manufacture.
  7. Fukaya Hitoshi,JPX, Lead frame with increased strength and manufacture of semiconductor device.
  8. Lau, Kreisler S.; Liu, Feng Quan; Korolev, Boris; Brouk, Emma; Zherebin, Ruslan; Nalewajek, David, Low dielectric constant materials with polymeric networks.
  9. Gagnon Gerald ; Barnett Richard Alwyn ; Apruzzi James Anthony, Low dielectric constant microsphere filled layers for multilayer electrical structures.
  10. Lau, Kreisler; Liu, Feng Quan; Korolev, Boris; Brouk, Emma; Leung, Roger, Low dielectric constant organic dielectrics based on cage-like structures.
  11. Mukherjee, Shyama; Leung, Roger; Lau, Kreisler, Low dielectric materials and methods of producing same.
  12. Long, Marc; Cooper, Michael B.; Kinnane, Keith M.; Allen, Trevor; Schryver, Jeff, Manufacture of bone graft substitutes.
  13. Marcinkiewicz Walter M., Methods for packaging integrated circuit devices including cavities adjacent active regions.
  14. Costa Julio C. (Phoenix AZ) Burger Wayne R. (Phoenix AZ) Camilleri Natalino (Tempe AZ) Dragon Christopher P. (Tempe AZ) Lamey Daniel J. (Phoenix AZ) Lovelace David K. (Chandler AZ) Ngo David Q. (Phoe, Monolithic high frequency integrated circuit structure having a grounded source configuration.
  15. Miyahara Syouichi (Yokohama JPX) Kamasaki Keiji (Yokohama JPX) Higashi Michiya (Kawasaki JPX), Multimold semiconductor device and the manufacturing method therefor.
  16. Inoue Akira (Itami JPX), Packaged microwave semiconductor device.
  17. Wakefield Gene F. (Plano TX), Plastic packaging of microelectronic circuit devices.
  18. Motonao Kaku JP; Yasushi Kumagai JP; Toru Nakanishi JP; Tatsuroh Yanagi JP; Tsuyoshi Tomosada JP; Kunikiyo Yoshio JP; Hajime Akiyama JP; Sadao Kubota JP; Jiro Ryugo JP; Yuichi Sasatani JP, Polyurethane foam, process for producing the same, and foam forming composition.
  19. Kamezaki Hiroshi (Kawasaki JPX) Wakamura Masato (Kawasaki JPX) Yokouchi Kishio (Kawasaki JPX) Kamehara Nobuo (Kawasaki JPX), Process for manufacturing multi-layer glass ceramic substrate.
  20. Yokouchi Kishio (Kawasaki JPX) Kamezaki Hiroshi (Kawasaki JPX) Wakamura Masato (Kawasaki JPX) Kamehara Nobuo (Kawasaki JPX) Niwa Koichi (Kawasaki JPX), Process for preparing a multi-layer wiring board.
  21. Takeda Shiroh (Sagamihara JA) Nagai Yuji (Komae JA) Suzuki Takenori (Yokohama JA), Process for producing anti-blocking and low pressure moldable diallyl phthalate resin molding materials.
  22. Fujimoto Takamitsu (Amagasaki JPX) Kita Shuichi (Amagasaki JPX) Noda Atsuko (Amagasaki JPX) Koezuka Hiroshi (Amagasaki JPX), Resin-sealed semiconductor device.
  23. Hazaki Yoshito (Okayama JPX) Hatakeyama Minoru (Okayama JPX) Fukutake Sunao (Okayama JPX) Urakami Akira (Okayama JPX), Resin-sealed semiconductor device containing porous fluorocarbon resin.
  24. Kawahara Toshimi (Kawasaki JPX) Sono Michio (Yamato JPX) Hayashi Hiroaki (Inagi JPX), Semiconductor device and method of producing semiconductor device.
  25. Nakajima Hirofumi,JPX, Semiconductor device capable of accomplishing a high moisture proof.
  26. Metzger ; Arthur C., Soundproof structure.
  27. Ichikawa Seiji,JPX ; Hirokawa Tomoaki,JPX ; Kimura Tomoaki,JPX ; Sato Taku,JPX ; Tanaka Junichi,JPX ; Uchida Kenji,JPX ; Ohara Masatoshi,JPX ; Ogihara Takeo,JPX ; Murata Satoshi,JPX ; Kubota Tsutomu,, Ultrahigh-frequency electronic component.

이 특허를 인용한 특허 (4)

  1. Fujii, Tomoharu, Electronic apparatus.
  2. Ko, Jun-young; Park, Jae-yong; Kim, Heui-seog; Song, Ho-geon, Method of molding semiconductor package.
  3. Ko, Jun-young; Park, Jae-yong; Kim, Heui-seog; Song, Ho-geon, Method of molding semiconductor package.
  4. Ko, Jun-young; Park, Jae-yong; Kim, Heui-seog; Song, Ho-geon, Method of molding semiconductor package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로