Method and system for controlled oxygen incorporation in compound semiconductor films for device performance enhancement
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/62
H01L-023/58
출원번호
US-0267473
(2005-11-04)
등록번호
US-7439558
(2008-10-21)
발명자
/ 주소
Enicks,Darwin Gene
출원인 / 주소
Atmel Corporation
대리인 / 주소
Schwegman, Lundberg & Woessner P.A.
인용정보
피인용 횟수 :
1인용 특허 :
68
초록▼
A method and system for providing a bipolar transistor is described. The method and system include providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may a
A method and system for providing a bipolar transistor is described. The method and system include providing a compound base region, providing an emitter region coupled with the compound base region, and providing a collector region coupled with the compound base region. The bipolar transistor may also include at least one other predetermined portion. The method and system also include providing at least one predetermined amount of oxygen to at least one of the compound base region, the emitter region, the collector region, and the predetermined portion of the bipolar transistor.
대표청구항▼
I claim: 1. A heterostructure semiconductor device comprising: a compound semiconductive layer including at least two materials selected from silicon, germanium, carbon, gallium, indium, aluminum, arsenic, and phosphorus, a first region having first doping type formed using the compound semiconduct
I claim: 1. A heterostructure semiconductor device comprising: a compound semiconductive layer including at least two materials selected from silicon, germanium, carbon, gallium, indium, aluminum, arsenic, and phosphorus, a first region having first doping type formed using the compound semiconductive layer; at least one additional semiconductive region having a second doping type opposite of the first doping type; and at least one of the first semiconductive region and the additional semiconductive region including at least one predetermined amount of oxygen. 2. The heterostructure semiconductor device of claim 1 wherein the heterostructure semiconductor device includes at least one of a heterojunction bipolar transistor, a high electron mobility transistor, a field-effect transistor, and a laser diode. 3. A bipolar transistor comprising: a compound semiconductive base region; an emitter semiconductive region coupled with the compound semiconductive base region; and a collector semiconductive region coupled with the compound semiconductive base region; at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen. 4. The bipolar transistor of claim 3 further comprising: at least one spacer residing between the compound base region and the collector region, the predetermined portion including the at least one spacer. 5. The bipolar transistor of claim 3 further comprising: at least one spacer residing between the compound base and the emitter, the predetermined portion including the at least one spacer. 6. The bipolar transistor of claim 3 further comprising: at least one silicon seed layer, the predetermined portion including the at least one silicon seed layer. 7. The bipolar transistor of claim 6 wherein the at least one silicon seed layer is undoped. 8. The bipolar transistor of claim 6 wherein the collector region includes a first predetermined amount of oxygen and the at least one silicon seed layer includes a second predetermined amount of oxygen. 9. The bipolar transistor of claim 3 further comprising: at least one capping layer between the emitter region and the compound base region, the predetermined portion including the at least one capping layer. 10. The bipolar transistor of claim 9 wherein the emitter region includes a first predetermined amount of oxygen and the at least one capping layer includes a second predetermined amount of oxygen. 11. The bipolar transistor of claim 3 wherein the predetermined amount is provided in-situ oxygen incorporation during CVD growth. 12. The bipolar transistor of claim 3 wherein the compound base region includes SiGe or SiGeC. 13. A bipolar transistor comprising: a silicon seed layer; a compound base semiconductive region including at least one of SiGe and SiGeC and formed on the silicon seed layer; a first spacer; an emitter semiconductive region coupled with the compound base semiconductive region and formed on the silicon seed layer, the first spacer between the compound base semiconductive region and the emitter semiconductive region; a collector semiconductive region coupled with the compound base semiconductive region and formed on the silicon seed layer; a second spacer between the compound base semiconductive region and the collector semiconductive region; and a capping layer residing between the first spacer and the emitter semiconductive region; at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, the silicon seed layer, the first spacer, the second spacer, and the capping layer including at least one predetermined amount of oxygen. 14. A semiconductor device comprising: at least one bipolar transistor, each of the at least one bipolar transistor including a compound base semiconductive region, an emitter semiconductive region coupled with the compound base semiconductive region, and a collector semiconductive region coupled with the compound base semiconductive region; wherein at least one of the compound base semiconductive region, the emitter semiconductive region, the collector semiconductive region, and a predetermined portion of the bipolar transistor includes at least one predetermined amount of oxygen. 15. A bipolar transistor comprising: a compound base region; an emitter region coupled with the compound base region; a collector region coupled with the compound base region; at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen; and at least one silicon seed layer, the predetermined portion including the at least one silicon seed layer. 16. A bipolar transistor comprising: a compound base region; an emitter region coupled with the compound base region; a collector region coupled with the compound base region; at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen; and at least one undoped silicon seed layer, the predetermined portion including the at least one undoped silicon seed layer. 17. A bipolar transistor comprising: a compound base region; an emitter region coupled with the compound base region; a collector region coupled with the compound base region; at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen and wherein the collector region includes a first predetermined amount of oxygen and the at least one silicon seed layer includes a second predetermined amount of oxygen. 18. A bipolar transistor comprising: a compound base region; an emitter region coupled with the compound base region; a collector region coupled with the compound base region; at least one of the compound base region, the emitter region, the collector region, and a predetermined portion of the bipolar transistor including at least one predetermined amount of oxygen; and at least one capping layer between the emitter region and the compound base region, the predetermined portion including the at least one capping layer and wherein the emitter region includes a first predetermined amount of oxygen and the at least one capping layer includes a second predetermined amount of oxygen.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (68)
William Pressnall ; Frank D. Poag ; Richard L. Guldi, Apparatus and method for cleaning a vertical furnace pedestal and cap.
Strobush Brian L. ; Ludemann Thomas J. ; Yonkoski Roger K., Apparatus and method for drying a coating on a substrate employing multiple drying subzones.
Delage Sylvain (Bures Sur Yvette FRX) Poisson Marie-Antoinette (Paris FRX) Brylinski Christian (Neuilly Sur Seine FRX) Blanck Herve (Arcueil FRX), Bipolar transistor with optimized structure.
Chu,Jack Oon; Jagannathan,Basanth; Grill,Alfred; Meyerson,Bernard Steele; Ott,John Albrecht, Epitaxial and polycrystalline growth of SiGeCand SiCalloy layers on Si by UHV-CVD.
Crabbe Emmanuel F. (Chappaqua NY) Harame David L. (Mohegan Lake NY) Meyerson Bernard S. (Yorktown Heights NY) Patton Gary (Poughkeepsie NY) Stork Johannes M. C. (Yorktown Heights NY), Graded bandgap single-crystal emitter heterojunction bipolar transistor.
Harris James M. ; Selser Michael J. ; Weber Walter A., Method for attaching a micromechanical device to a manifold, and fluid control system produced thereby.
Ryum Byung-Ryul,KRX ; Han Tae-Hyeon,KRX ; Cho Deok-Ho,KRX ; Lee Soo-Min,KRX ; Pyun Kwang-Eui,KRX, Method for fabricating heterojunction bipolar transistor.
Hafizi Madjid (Santa Monica CA) Stanchina William E. (Thousand Oaks CA), Method for making fully self-aligned submicron heterojunction bipolar transistor.
Ahlgren David (Wappingers Falls NY) Chu Jack (Long Island City NY) Revitz Martin (Poughkeepsie NY) Ronsheim Paul (Wappingers Falls NY) Saccamango Mary (Patterson NY) Sunderland David (Hopewell Juncti, Method for making heterojunction bipolar transistor with self-aligned retrograde emitter profile.
Hsu, Sheng Teng; Tweet, Douglas James; Ulrich, Bruce Dale; Ying, Hong, Method of fabricating high performance SiGe heterojunction bipolar transistor BiCMOS on a silicon-on-insulator substrate.
Chang, Charles E.; Pierson, Richard L.; Zampardi, Peter J.; Asbeck, Peter M., Methods and apparatus for a composite collector double heterojunction bipolar transistor.
Rubin Richard H. (Fairfield NJ) Petrone Benjamin J. (Netcong NJ) Heim Richard C. (Mountain View CA) Pawenski Scott M. (Wappingers Falls NY), Modular processing apparatus for processing semiconductor wafers.
Moslehi Mehrdad M. (Dallas TX) Davis Cecil J. (Greenville TX) Matthews Robert T. (Plano TX), Programmable multizone gas injector for single-wafer semiconductor processing equipment.
Jeffrey B. Casady ; Michael S. Mazzola ; Stephen E. Saddow, Silicon carbide: germanium (SiC:Ge) heterojunction bipolar transistor; a new semiconductor transistor for high-speed, high-power applications.
Danner ; Jr. Harold J. (117 Oravetz Rd. Auburn WA 98002) Holmes William B. (15454 - 139th Ave. SE. Renton WA 98058) Barron Wesley (5000 Dairy Rd. Kamloops ; B.C. CAX), Vacuum insulated container.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.