Method of fabricating a patterned device using sacrificial spacer layer
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/50
H01L-021/02
H01L-021/48
H01L-021/44
출원번호
US-0357459
(2006-02-14)
등록번호
US-7442577
(2008-10-28)
발명자
/ 주소
Fitz,John Leslie
Turk,Harris
출원인 / 주소
United States of America as represented by the Director, National Security Agency The United
대리인 / 주소
Ferragut,Jennifer P.
인용정보
피인용 횟수 :
5인용 특허 :
6
초록▼
The present invention is a method of fabricating a patterned device using a sacrificial spacer layer. The first step in this process is to select an appropriate substrate and form a step thereon. The sacrificial layer is then applied to the substrate and a blocking layer is deposited on the sacrific
The present invention is a method of fabricating a patterned device using a sacrificial spacer layer. The first step in this process is to select an appropriate substrate and form a step thereon. The sacrificial layer is then applied to the substrate and a blocking layer is deposited on the sacrificial layer. The blocking layer is etched back to define the mask for the semiconductor structure and the sacrificial layer is removed. The substrate is then etched using the gap created by removal of the sacrificial layer.
대표청구항▼
What is claimed is: 1. A method for creating a patterned device comprising the steps of: a) selecting a substrate that is resistant to removal by at least one agent; b) forming at least one step on the substrate, the at least one step and the substrate having common resistance to removal by at leas
What is claimed is: 1. A method for creating a patterned device comprising the steps of: a) selecting a substrate that is resistant to removal by at least one agent; b) forming at least one step on the substrate, the at least one step and the substrate having common resistance to removal by at least one agent; c) depositing a sacrificial layer along the at least one step and the substrate, the sacrificial layer being removable by an agent to which the at least one step and the substrate share common resistance; d) depositing a blocking layer on the sacrificial layer that is resistant to removal by an agent to which the substrate and the at least one step share common resistance; e) removing a user-definable portion of the blocking layer, wherein a portion of the blocking layer remains such that no gap exists between the blocking layer and the sacrificial layer and the remaining blocking layer is adhered to the substrate, the thickness of the remaining blocking layer being user-definable; f) removing a user-definable portion of the sacrificial layer, wherein a portion of the sacrificial layer remains such that the remaining blocking layer is adhered to the substrate and a gap is created between the remaining blocking layer and the at least one step; and g) processing the substrate beneath the gap created between the remaining blocking layer and at least one step adhered to the substrate. 2. The method of claim 1, wherein the step of depositing a sacrificial layer along the at least one step and the substrate, the sacrificial layer being removable by an agent to which the at least one step and the substrate share common resistance further comprises depositing a sacrificial layer along the at least one step and the substrate, the sacrificial layer being removable by an agent to which the at least one step and the substrate share common resistance, wherein the sacrificial spacer layer is composed of an oxide material. 3. The method of claim 2, wherein the step of forming at least one step on the substrate, the at least one step and the substrate having common resistance to removal by at least one agent further comprises forming at least one step on the substrate, the at least one step and the substrate having common resistance to removal by at least one agent, wherein the at least one step comprises a first step projecting from the substrate and a second step projecting from the first step, the second step having a width less than that of the first step and being centered above the first step. 4. The method of claim 3, wherein the step of removing a user-definable portion of the blocking layer, wherein a portion of the blocking layer remains such that no gap exists between the blocking layer and the sacrificial layer and the remaining blocking layer is adhered to the substrate, the thickness of the remaining blocking layer being user-definable further comprises removing a user-definable portion of the blocking layer, wherein a portion of the blocking layer remains such that no gap exists between the blocking layer and the sacrificial layer and the remaining blocking layer is adhered to the substrate, the thickness of the remaining blocking layer being user-definable, wherein the blocking layer is removed by means of a plasma etch process. 5. The method of claim 4, wherein the step of processing the substrate beneath the gap created between the remaining blocking layer and at least one of the step adhered to the substrate further comprises processing the substrate beneath the gap created between the remaining blocking layer and at least one step adhered to the substrate, wherein the processing is performed by a process chosen from the group of processes comprising etching the substrate beneath the gap and depositing material in the gap. 6. The method of claim 5, wherein the step of removing a user-definable portion of the sacrificial layer, wherein a portion of the sacrificial layer remains such that the remaining blocking layer is adhered to the substrate and a gap is created between the remaining blocking layer and the at least one step further comprises removing a user-definable portion of the sacrificial layer, wherein a portion of the sacrificial layer remains such that the remaining blocking layer is adhered to the substrate and a gap is created between the remaining blocking layer and the at least one step, wherein the sacrificial layer is removed by means of a timed etch process. 7. The method of claim 6, wherein the step of removing a user-definable portion of the sacrificial layer, wherein a portion of the sacrificial layer remains such that the remaining blocking layer is adhered to the substrate and a gap is created between the remaining blocking layer and the at least one step further comprises removing a user-definable portion of the sacrificial layer, wherein a portion of the sacrificial layer remains such that the remaining blocking layer is adhered to the substrate and a gap is created between the remaining blocking layer and the at least one step, wherein the sacrificial layer is removed by means of a timed buffered oxide etch process.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (6)
Liu Erzhuang,SGX, Air gap formation for high speed IC processing.
Lur, Water; Lee, David; Wang, Kuang-Chih; Yang, Ming-Sheng, Air gap structure and formation method for reducing undesired capacitive coupling between interconnects in an integrated circuit device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.