초록 ▼

A multiple use core logic chip set is provided in a computer system that may be configured either as a bridge between an accelerated graphics port ("AGP") bus and host and memory buses, as a bridge between an additional registered peripheral component interconnect ("RegPCI") bus and the host and mem

A multiple use core logic chip set is provided in a computer system that may be configured either as a bridge between an accelerated graphics port ("AGP") bus and host and memory buses, as a bridge between an additional registered peripheral component interconnect ("RegPCI") bus and the host and memory buses, or as a bridge between a primary PCI bus and an additional RegPCI bus. The function of the multiple use chip set is determined at the time of manufacture of the computer system or in the field whether an AGP bus bridge or an additional registered PCI bus bridge is to be implemented. The multiple use core logic chip set has an arbiter having Request ("REQ") and Grant ("GNT") signal lines for each PCI device utilized on the additional registered PCI bus. Selection of the type of bus bridge (AGP or RegPCI) in the multiple use core logic chip set may be made by a hardware signal input, or by software during computer system configuration or power on self test ("POST"). Software configuration may also be determined upon detection of either an AGP or a RegPCI device connected to the common AGP/RegPCI bus.

대표청구항 ▼

The invention claimed is: 1. A device that operates according to a communication protocol, comprising: a structure that is adapted to issue on behalf of a requester an initial transaction with respect to a target, the initial transaction comprising an identification of the requester; and a structur

The invention claimed is: 1. A device that operates according to a communication protocol, comprising: a structure that is adapted to issue on behalf of a requester an initial transaction with respect to a target, the initial transaction comprising an identification of the requester; and a structure that is adapted to receive a split completion error message generated as a result of an unsuccessful attempt to perform a split completion transaction by the target in response to the initial transaction. 2. The device set forth in claim 1, wherein the identification of the requester comprises a device number. 3. The device set forth in claim 1, wherein the identification of the requester comprises a bus number. 4. The device set forth in claim 1, wherein the identification of the requester comprises a function number. 5. The device set forth in claim 1, wherein the communication protocol defines communication between peripheral devices in a computer system. 6. The device set forth in claim 1, wherein the communication protocol comprises a peripheral component interconnect protocol. 7. The device set forth in claim 1, wherein the device comprises an integrated circuit. 8. The device set forth in claim 7, wherein the integrated circuit comprises an application-specific integrated circuit. 9. A device that operates according to a communication protocol, comprising: a structure that is adapted to receive an initial transaction request from a requester, the initial transaction comprising an identification of the requester; and a structure that is adapted to initiate a split completion transaction in response to the initial transaction request and to generate a split completion error message if an attempt to complete the initial transaction request fails. 10. The device set forth in claim 9, wherein the identification of the requester comprises a device number. 11. The device set forth in claim 9, wherein the identification of the requester comprises a bus number. 12. The device set forth in claim 9, wherein the identification of the requester comprises a function number. 13. The device set forth in claim 9, wherein the communication protocol defines communication between peripheral devices in a computer system. 14. The device set forth in claim 9, wherein the communication protocol comprises a peripheral component interconnect protocol. 15. The device set forth in claim 9, wherein the device comprises an integrated circuit. 16. The device set forth in claim 15, wherein the integrated circuit comprises an application-specific integrated circuit. 17. A method for operating a device according to a communication protocol, comprising: issuing a transaction with respect to a target, the transaction comprising an identification of a requester; and receiving a split completion error message generated as a result of an unsuccessful attempt to perform a split completion transaction by the target in response to the transaction. 18. The method set forth in claim 17, wherein the identification of the requester comprises a device number. 19. The method set forth in claim 17, wherein the identification of the requester comprises a bus number. 20. The method set forth in claim 17, wherein the identification of the requester comprises a function number. 21. The method set forth in claim 17, wherein the communication protocol defines communication between peripheral devices in a computer system. 22. The method set forth in claim 17, wherein the communication protocol comprises a peripheral component interconnect protocol. 23. A tangible medium, comprising: machine-readable instructions adapted to issue an initial transaction comprising an identification of a requester with respect to a target; and machine-readable instructions adapted to receive a split completion error message generated as a result of an unsuccessful attempt to perform a split completion transaction by the target in response to the initial transaction. 24. A device that operates according to a communication protocol, comprising: means for issuing an initial transaction comprising an identification of a requester with respect to a target; and means for receiving a split completion error message generated as a result of an unsuccessful attempt to perform a split completion transaction by the target in response to the initial transaction. 25. A device that operates according to a communication protocol, comprising: a structure that is adapted to receive an initial transaction request from a requester having a sequence ID and an address; and a structure that is adapted to respond to the initial transaction request by sending a message directed to a component of the sequence ID without the address of the requester. 26. The device set forth in claim 25, wherein the sequence ID comprises a device number. 27. The device set forth in claim 25, wherein the sequence ID comprises a bus number. 28. The device set forth in claim 25, wherein the sequence ID comprises a function number. 29. The device set forth in claim 25, wherein the communication protocol defines communication between peripheral devices in a computer system. 30. The device set forth in claim 25, wherein the communication protocol comprises a peripheral component interconnect protocol. 31. The device set forth in claim 25, wherein the device comprises an integrated circuit. 32. The device set forth in claim 31, wherein the integrated circuit comprises an application-specific integrated circuit. 33. A system that operates according to a communication protocol, the system comprising: a first device that has an address and a sequence ID; and a second device that is adapted to send a message to the first device using a component of the sequence ID but not the address of the first device. 34. The system set forth in claim 33, wherein the sequence ID comprises a device number. 35. The system set forth in claim 33, wherein the sequence ID comprises a bus number. 36. The system set forth in claim 33, wherein the sequence ID comprises a function number. 37. The system set forth in claim 33, wherein the message comprises a split completion message. 38. The system set forth in claim 33, wherein the communication protocol defines communication between peripheral devices in a computer system. 39. The system set forth in claim 33, wherein the communication protocol comprises a peripheral component interconnect protocol. 40. The system set forth in claim 33, wherein the second device comprises an integrated circuit. 41. The system set forth in claim 40, wherein the integrated circuit comprises an application-specific integrated circuit.