IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0019782
(2004-12-21)
|
등록번호 |
US-7467175
(2008-12-16)
|
발명자
/ 주소 |
- Simkins,James M.
- Young,Steven P.
- Wong,Jennifer
- New,Bernard J.
- Ching,Alvin Y.
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 |
피인용 횟수 :
41 인용 특허 :
85 |
초록
▼
Described is a programmable logic device (PLD) with columns of DSP slices that can be combined to create DSP circuits of varying size and complexity. DSP slices in accordance with some embodiments includes programmable operand input registers that can be configured to introduce different amounts of
Described is a programmable logic device (PLD) with columns of DSP slices that can be combined to create DSP circuits of varying size and complexity. DSP slices in accordance with some embodiments includes programmable operand input registers that can be configured to introduce different amounts of delay, from zero to two clock cycles, for example, to support pipelining. In one such embodiment, each DSP slice includes a partial-product generator having a multiplier port, a multiplicand port, and a product port. The multiplier and multiplicand ports connect to the operand input port via respective first and second operand input registers, each of which is capable of introducing from zero to two clock cycles of delay. In another embodiment, the output of at least one operand input register can connect to the input of an operand input register of a downstream DSP slice so that operands can be transferred among one or more slices.
대표청구항
▼
What is claimed is: 1. An integrated circuit comprising: a plurality of configurable logic blocks; a programmable interconnect for programmably interconnecting the configurable logic blocks; and a plurality of digital signal processing (DSP) slices, wherein a first DSP slice of the plurality of DSP
What is claimed is: 1. An integrated circuit comprising: a plurality of configurable logic blocks; a programmable interconnect for programmably interconnecting the configurable logic blocks; and a plurality of digital signal processing (DSP) slices, wherein a first DSP slice of the plurality of DSP slices is connected to a second DSP slice of the plurality of DSP slices, the first DSP slice including: a first operand input port for programmably connecting to the programmable interconnect and including a first operand input; a second operand input port including a second operand input; a product generator having a multiplier port, a multiplicand port, and a product port; a first operand input circuit connected between the first operand input port and the multiplier port, the first operand input circuit including: a multiplexer having a first multiplexer input port connected to the first operand input port, a second multiplexer input port, a third multiplexer input port, and a multiplexer output port connected to the multiplier port; a first storage element connected between the first operand input port and the second multiplexer input port; and a second storage element connected between the second multiplexer input port and the third multiplexer input port. 2. The integrated circuit of claim 1, further comprising a plurality of configuration memory cells defining a configuration of the configurable logic blocks and the connectivity of the multiplexer. 3. The integrated circuit of claim 1, further comprising: a second operand input circuit connected between the second operand input port and the multiplicand port; wherein the second operand input circuit includes: a second multiplexer having a first multiplexer input port connected to the first operand input port, a second multiplexer input port, and a third multiplexer input port; a first collection of storage elements connected between the first operand input port and the second multiplexer input port; and a second collection of storage elements connected between the second multiplexer input port and the third multiplexer input port. 4. The integrated circuit of claim 1, wherein the multiplier port of the first DSP slice connects directly to a first operand input port of the second DSP slice. 5. The integrated circuit of claim 1, wherein the first DSP slice further includes a pipeline register having a pipeline-register input port connected to the product port and a pipeline-register output port. 6. The integrated circuit of claim 5, wherein the first DSP slice further includes an adder having an addend port connected to the pipeline-register output port. 7. The integrated circuit of claim 6, wherein the addend port connects to the pipeline-register output port via a multiplexer. 8. The integrated circuit of claim 1, wherein the first DSP slice and the second DSP slice of the plurality of DSP slices each further includes an output port and a cascade port, wherein the output port of the first DSP slice connects to the cascade port of the second DSP slice which is downstream from the first DSP slice. 9. The integrated circuit of claim 1, the first DSP slice further comprising an adder having an addend port connected to the product port, a second addend port, and a sum port. 10. The integrated circuit of claim 9, further comprising an output register connected to the sum port. 11. An integrated circuit comprising: a programmable interconnect; a plurality of DSP slices, each DSP slice including: a first operand input port programmably connected to the programmable interconnect and including a plurality of first operand input lines; a second operand input port programmably connected to the programmable interconnect and including a plurality of second operand input lines; a product generator having a first multiplier port for receiving a multiplier, a second multiplier port for receiving a multiplicand, and a product port; a first operand input circuit connected between the first operand input port and the first multiplier port, the first operand input circuit including first and second storage elements for each first operand input line of the plurality of first operand input lines; a second operand input circuit connected between the second operand input port and the second multiplier port, the second operand input circuit including third and fourth storage elements for each second operand input line; and an adder having a first addend port connected to the product port, a second addend port, and a sum port; and a configuration memory storing configuration data defining a circuit configuration, wherein: the first and second operand input circuits of a first of the DSP slices programmably connects the programmable interconnect to the first and second multiplier ports via one of the first and second storage elements for each said first and second operand input line; and at least one of the first and second operand input circuits of a second of the DSP slices programmably connects the programmable interconnect to the respective one of the first and second multiplier ports via both of the first and second storage elements for each said first and second operand input line. 12. The integrated circuit of claim 11, wherein the sum port of the first of the DSP slices connects to the second addend port in the circuit configuration. 13. The integrated circuit of claim 12, wherein the sum port of the first of the DSP slices connects to the second addend port via a shifter. 14. An integrated circuit comprising: a plurality of configurable logic blocks; a programmable interconnect for programmably interconnecting the configurable logic blocks; a plurality of DSP slices, each DSP slice including: a first operand input port for being programmably connected to the programmable interconnect; a second operand input port; a product generator having a multiplier port, a multiplicand port, a first partial-product port, and a second partial-product port; a first operand input circuit connected between the first operand input port and the multiplier port, the first operand input circuit including first and second collections of one or more storage elements connected in series; a second operand input circuit connected between the second operand input port and the multiplicand port, the second operand input circuit including first and second collections of one or more storage elements connected in series; multiplexing circuitry having a first input port connected to the first partial-product port, a second input port connected to the second partial-product port, a bypass port, a feedback port, and first and second output ports; and an adder having a first addend port connected to the first output port of the multiplexing circuitry, a second addend port connected to the second output port of the multiplexing circuitry, and sum port; a product register having an input port, connected to the sum port, and a product port; and a feedback bus connected between the product port and the feedback port of the multiplexing circuitry; and a cascade bus connecting the product port of a first of the DSP slices via a multiplexer to the bypass port of a second of the DSP slices. 15. The integrated circuit of claim 14, the multiplexing circuitry having a third output port. 16. The integrated circuit of claim 15, wherein the adder includes a third addend port connected to the third output port of the multiplexing circuitry. 17. The integrated circuit of claim 14, further comprising a pipeline register connected between the first and second partial-product ports and the respective first and second input ports of the multiplexing circuitry. 18. The integrated circuit of claim 14, wherein at least one DSP slice of the plurality of DSP slices includes an input-downstream-cascade port interconnecting the first operand input port of the at least once slice to the first operand input port of a downstream one of the plurality of DSP slices. 19. The integrated circuit of claim 14, wherein the product register supports a register-bypass. 20. The integrated circuit of claim 14, wherein each DSP slice of the plurality of DSP slices further includes a mode-control port for receiving mode-control signals. 21. The integrated circuit of claim 20, wherein the multiplexing circuitry includes a select port for receiving the mode-control signals. 22. An integrated circuit comprising: a plurality of configurable logic blocks; a programmable interconnect for programmably interconnecting the configurable logic blocks; and a plurality of DSP slices, each DSP slice of the plurality of DSP slices including: a first operand input port for being programmably connected to the programmable interconnect; a second operand input port; a product generator having a multiplier port, a multiplicand port, and a product port; a cascade port of a first DSP slice of the plurality of DSP slices connected to a second DSP slice of the plurality of DSP slices which is upstream from the first DSP slice; multiplexing circuitry having: a first input port connected to the product port; a bypass port; a multiplexing-circuitry output port; and a select port for receiving mode control signals; and a shifter connected between the cascade port and the bypass port. 23. The integrated circuit of claim 22, wherein the multiplexing circuitry has a second bypass port connected directly to the cascade port. 24. The integrated circuit of claim 23, wherein the multiplexing circuitry includes a second multiplexing-circuitry output port. 25. The integrated circuit of claim 24, where each DSP slice of the plurality of DSP slices further includes an adder having a first addend port connected to the first-mentioned multiplexing-circuitry output port, a second addend port connected to the second multiplexing circuitry output port, and a sum port. 26. The integrated circuit of claim 25, wherein the multiplexing circuitry includes a feedback port connected to the sum port. 27. The integrated circuit of claim 26, wherein the sum port of the first DSP slice is connected via a register to the cascade port of the second DSP slice. 28. The integrated circuit of claim 27, wherein the adder in the first DSP slice issues a sum on the respective sum port and the product generator in the second DSP slice issues a product on the respective product port. 29. The integrated circuit of claim 28, wherein the shifter in the second of the DSP slices shifts the sum to produce a shifted sum, and wherein the adder in the second of the DSP slices adds the shifted sum to the product. 30. The integrated circuit of claim 22, further comprising a concatenation bus connecting the first and second operand input ports to the bypass port. 31. A method for updating operands in a DSP system, the DSP system including a programmable interconnect, at least one upstream DSP slice, at least one downstream DSP slice, each DSP slice including a first operand input port and first and second operand input registers connected between a second operand input port and the programmable interconnect, the method comprising: providing a first series of multiplier operands on the first operand input port; storing a first multiplicand operand in the second operand input register, the second operand input register applying the stored second operand to the second operand input port; multiplying each of the first series of multiplier operands by the first multiplicand operand stored in the second operand input register; storing a second multiplicand operand in the first operand input register while multiplying the first series of multiplier operands by the first multiplicand; providing a second series of multiplier operands on the first operand input port; providing the stored second multiplicand operand to the second operand input port; and multiplying each of the second series of multiplier operands by the second multiplicand operand. 32. The method of claim 31, wherein providing the stored second multiplicand operand to the second operand input port comprises capturing the second multiplicand operand in the second operand input register. 33. The method of claim 32, wherein the first and second multiplicand operands are filter coefficients.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.