$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Task queue management of virtual devices using a plurality of processors

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/46
  • G06F-013/00
  • G06F-013/24
  • G06F-013/20
출원번호 US-0670838 (2003-09-25)
등록번호 US-7478390 (2009-01-13)
발명자 / 주소
  • Brokenshire,Daniel Alan
  • Day,Michael Norman
  • Minor,Barry L
  • Nutter,Mark Richard
  • To,VanDung Dang
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    Van Leeuwen & Van Leeuwen
인용정보 피인용 횟수 : 21  인용 특허 : 85

초록

A task queue manager manages the task queues corresponding to virtual devices. When a virtual device function is requested, the task queue manager determines whether an SPU is currently assigned to the virtual device task. If an SPU is already assigned, the request is queued in a task queue being re

대표청구항

What is claimed is: 1. A computer-implemented method for managing a plurality of processors as virtual devices, said method comprising: loading a plurality of device code modules into a common memory of a computer system, wherein each device code module performs a different virtual device task when

이 특허에 인용된 특허 (85)

  1. Andrew J. Fish ; William J. Clem, Arrangements having firmware support for different processor types.
  2. Blandy, Geoffrey Owen; Johnson, Andrew, Bimodal Java just-in-time complier.
  3. Burke, Miles D.; Solar, Jr., Richard J., Building business objects and business software applications using dynamic object definitions of ingrediential objects.
  4. Underwood, Roy Aaron, Business components framework.
  5. Valencia Andrew J. (Portland OR), Cache affinity scheduler.
  6. Lee Tsung-En Andy ; Cox Donald C., Computation using codes for controlling configurable computational circuit.
  7. Willen,James W.; Mikkelsen,Hans Christian; Carter,John; Hancock,Peter John; Stanton,Michael F.; Morris,Robert, Computer OS dispatcher operation with virtual switching queue and IP queues.
  8. Farrell Joel A. (Endicott NY) Record Stephen E. (Ridgefield CT) Wade Brian K. (Apalachin NY), Controlled scheduling of program threads in a multitasking operating system.
  9. Mochizuki Yoshiyuki (Osaka JPX), Data processing method and apparatus employing parallel processing for solving systems of linear equations.
  10. Correnti Joseph A. (Boca Raton FL) Pipitone Ralph M. (Boynton Beach FL) Thomas Michael W. (Bellevue WA), Data processing system and method having selectable scheduler.
  11. Yousefi'zadeh, Homayoun, Database load balancing for multi-tier computer systems.
  12. Gail A. Alverson ; Burton J. Smith ; Laurence S. Kaplan ; Mark L. Niehaus, Debugging techniques in a multithreaded environment.
  13. Oner, Koray; Dion, Jeremy, Descriptor-based load balancing.
  14. Fischer,Claudius; Stephan,Thorsten; Schmidt,Markus; Hertweck,Jochen; M?ller,Franz, Device for running offline applications and synchronizing with a central computer system.
  15. Duault Maurice (Saint Laurent du Var FRX) Pignal Pierre (La Gaude FRX), Distributed mechanism for the fast scheduling of shared objects and apparatus.
  16. Hardwick Jonathan C.,GBX, Dynamic load balancing among processors in a parallel computer.
  17. Kubo,Hidehito; Takano,Yosuke, Dynamic load-distributed computer system using estimated expansion ratios and load-distributing method therefor.
  18. Wells Steven E. ; Levy Markus A., Execution in place of a file stored non-contiguously in a non-volatile memory.
  19. Hammond Steven W. (Schenectady NY), Finite element analysis method using multiprocessor for matrix manipulations with special handling of diagonal elements.
  20. McCrory, Duane J., Heterogeneous symmetric multi-processing system.
  21. Oka, Masaaki; Suzuoki, Masakazu, Image creation device.
  22. O'Connor James Michael ; Tremblay Marc, Instruction folding for a stack-based machine.
  23. Morris,Dale, Instruction set reconciliation for heterogeneous symmetric-multiprocessor systems.
  24. Chauvel,Gerard; D'Inverno,Dominique, JAVA DSP acceleration by byte-code optimization.
  25. Zee,Dae Hoon, JAVA compile-on-demand service system for accelerating processing speed of JAVA program in data processing system and method thereof.
  26. Bowman-Amuah, Michel K., Load balancer in environment services patterns.
  27. West, Lynn P., Load/store micropacket handling system.
  28. Day, Michael Norman; Hofstee, Harm Peter; Johns, Charles Ray; Kahle, James Allan; Shippy, David; Truong, Thuong Quang, Memory management in multiprocessor system.
  29. Suzuoki, Masakazu; Yamazaki, Takeshi, Memory protection system and method for computer architecture for broadband networks.
  30. Arnold,Kenneth C. R. C.; Waldo,James H.; Wollrath,Ann M.; Jones,Peter C., Method and apparatus for dynamic distributed computing over a network.
  31. Washington Peter ; Barton Richard R., Method and apparatus for executing a family generic processor specific application.
  32. Kauffman James R. ; Bishop Richard A., Method and apparatus for failure recovery in a multi-processor computer system.
  33. Zia Ansari ; Kevin B. Smith ; Seth Abraham, Method and apparatus for generating multiple processor-specific code segments in a single executable.
  34. James Roxby,Philip B.; Ross,Charles A.; Schumacher,Paul R., Method and apparatus for processing data stored in a memory shared among a plurality of processors.
  35. Hammarlund Per H. ; Hinton Glenn J., Method and apparatus for providing a cache management technique.
  36. Matena,Vladimir; Sharma,Rahul; Mortazavi,Masood; Krishnan,Sanjeev, Method and apparatus for providing application specific strategies to a JAVA platform including load balancing policies.
  37. King Adrian S. (Albuquerque NM), Method and apparatus for solving dense systems of linear equations with an iterative method that employs partial multipl.
  38. Smith Kevin B. ; Nelson Clark F. ; Abraham Seth, Method and apparatus for supporting multiple processor-specific code segments in a single executable.
  39. Spix George A. ; Wengelski Diane M. ; Hawkinson Stuart W. ; Johnson Mark D. ; Burke Jeremiah D. ; Thompson Keith J. ; Gaertner Gregory G. ; Brussino Giacomo G. ; Hessel Richard E. ; Barkai David M. ;, Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes.
  40. Timothy Proch ; Nick Horgan, Method and circuit for controlling a first-in-first-out (FIFO) buffer using a bank of FIFO address registers capturing and saving beginning and ending write-pointer addresses.
  41. Govindarajapuram,Shivakumar; Kanungo,Rajesh, Method and system for detecting deprecated elements during runtime.
  42. Velasco, Gabriel, Method and system for dynamically load balancing a process over a plurality of peer machines.
  43. Miller,Matthew; Walker,Robert L., Method and system for managing distribution of computer-executable program threads between central processing units in a multi-central processing unit computer system.
  44. Steinberg, Louis A.; Wetstone, Evan R.; Belousov, Arkadiy; Deuel, John, Method and system for reducing false alarms in network fault management systems.
  45. Sakamoto,Satoshi; Iwazaki,Masanori; Tsuboi,Akira, Method for controlling multithreading.
  46. Lueh Guei-Yuan ; Tabatabai Ali-Reza Adl, Method for fast translation of java byte codes into efficient native processor code.
  47. Zimmer,Vincent J.; Rothman,Michael A., Method for sharing firmware across heterogeneous processor architectures.
  48. O'Connor, James Michael; Tremblay, Marc, Method frame storage using multiple memory circuits.
  49. Nakanishi Makoto,JPX, Method of solving simultaneous linear equations in a memory-distributed parallel computer.
  50. Novaes,Marcos N.; Laib,Gregory D.; Goering,Ronald T.; Lucash,Jeffrey S.; Sohos,George, Method, system and program products for ordering lists of service addresses to provide load balancing of a clustered environment.
  51. Goff, Lonnie C., Multi-processor JAVA subsystem.
  52. Hoffman Roy L. (Pine Island MN) Houdek Merle E. (Rochester MN) Loen Larry W. (Rochester MN) Soltis Frank G. (Rochester MN), Multi-processor task dispatching apparatus.
  53. Reimer, Jay B.; Nguyen, Tai H.; Luo, Yi; Hopkins, Harland Glenn; Bui, Dan K.; McGonagle, Kevin A., Multicore DSP device having shared program memory with conditional write protection.
  54. Zellner, Samuel N.; Enzmann, Mark J.; Moton, Jr., Robert T., Multimedia emergency services.
  55. Swarztrauber Paul Noble (Boulder CO), Multipipeline multiprocessor system.
  56. Seino Satoshi (Fukushima JPX) Umeno Hidenori (Kanagawa JPX) Ogawa Kiyoshi (Yokohama JPX) Takeda Katsumi (Hadano JPX), Multiprocessor system statically dividing processors into groups allowing processor of selected group to send task reque.
  57. Fiacconi Claudio (Arcore ITX) Franzosi Antonio (Pavia ITX), Multiprocessor system with interrupt notification and verification unit.
  58. Kempf James (Mountain View CA) Powell Michael L. (Palo Alto CA), Non-supervisor mode cross address space dynamic linking.
  59. Dean R. E. Long, Opcode numbering for meta-data encoding.
  60. Dhong,Sang Hoo; Hofstee,Harm Peter; Liberty,John Samuel; Liu,Peichun Peter, Ring-topology based multiprocessor data access bus.
  61. Sibert,W. Olin, Secure processing unit systems and methods.
  62. Burd,Gary S.; Cooper,Kenneth B.; Guthrie,Scott D.; Ebbo,David S.; Anders,Mark T.; Peters,Ted A., Server-side code generation from a dynamic web page content file.
  63. Tremblay, Marc; Kowalczyk, Andre; Tirumala, Anup S., Shared write buffer for use by multiple processor units.
  64. Sadovsky,Vladimir; Camara,Franc J.; Tsuchida,Keisuke; Partin,Lyman Cooper, Simplified device drivers for hardware devices of a computer system.
  65. Jagannathan Suresh (Princeton NJ) Philbin James F. (Metuchen NJ), Software architecture for control of highly parallel computer systems.
  66. Zalewski, Stephen H.; Mason, Andrew H.; Jordan, Gregory H.; Noel, Karen L., Software partitioned multi-processor system with flexible resource sharing levels.
  67. Lueh, Guei-Yuan, Static compilation of instrumentation code for debugging support.
  68. Hayashi Katsumi (Mishima JPX) Mitani Masaaki (Numazu JPX) Sekine Yutaka (Numazu JPX) Hayashi Tomohiro (Mishima JPX) Saito Kazuhiko (Numazu JPX) Shimogai Yoshinori (Numazu JPX), Symmetric/asymmetric shared processing operation in a tightly coupled multiprocessor.
  69. Ahamed Syed Vickar ; Lawrence Victor Bernard, Synchronous multiprocessor using tasks directly proportional in size to the individual processors rates.
  70. Buhlman, Craig A.; Casorso, Anthony J., System and method for a distributed shared memory.
  71. Spix George A. (Eau Claire WI) Wengelski Diane M. (Eau Claire WI) Hawkinson Stuart W. (Eau Claire WI) Johnson Mark D. (Eau Claire WI) Burke Jeremiah D. (Eau Claire WI) Thompson Keith J. (Eau Claire W, System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel executi.
  72. Fink, Stephen J.; Wegman, Mark, System and method for dynamically optimizing executing activations.
  73. Yamazaki Shigemi,JPX ; Mukai Kazunari,JPX ; Tajima Yoshihiro,JPX ; Kohge Kiyoshi,JPX ; Komiyama Takashi,JPX, System and method for executing job between different operating systems.
  74. Demsey,Seth M.; Smith,Brian J.; Corbin,Scott M.; Smith,Michael D.; Zintel,W. Michael, System and method for jointly managing dynamically generated code and data.
  75. Underwood, Roy Aaron, System, method and article of manufacture for an activity framework design in an e-commerce based environment.
  76. Antony Azio Faustini, System, method and article of manufacture for collaboration with an application.
  77. Faustini Antony Azio, System, method and article of manufacture for creating a live application or applet development environment.
  78. Faustini, Antony Azio, System, method and article of manufacture for creating an object oriented component having multiple bidirectional ports for use in association with a java application or applet.
  79. Faustini Antony Azio, System, method and article of manufacture for creating hierarchical folder components for use in a java application or a.
  80. Faustini Antony Azio, System, method and article of manufacture for providing dynamic user editing of object oriented components used in an ob.
  81. Faustini Antony Azio, System, method and article of manufacture for type checking appropriateness of port connection and variable type matchin.
  82. Roy P. D'Souza, Techniques for maintaining fault tolerance for software programs in a clustered computer system.
  83. Rusterholz John T. (Roseville MN) Homan Charles J. (St. Paul MN) Brown Lowell E. (Anoka MN) Bennett Donald B. (Burnsville MN) Malnati Robert J. (St. Paul MN) Hamstra James R. (Plymouth MN), Tightly coupled scientific processing system.
  84. Guttag Karl M. (Sugar Land TX) Read Christopher J. (Houston TX) Poland Sydney W. (Katy TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX), Transfer processor with transparency.
  85. Bambanian, Melina, Water aerobic exercise float.

이 특허를 인용한 특허 (21)

  1. Galchev, Galin, API for worker node retrieval of session request.
  2. Case, Sr., Paul, Case secure computer architecture.
  3. Case, Sr., Paul, Case secure computer architecture.
  4. Bates, John P.; White, Payton R.; Vass, Attila, Cell processor methods and apparatus.
  5. Iwamoto, Tatsuya, Efficient task scheduling by assigning fixed registers to scheduler.
  6. Colley, Mark A., Extensible console emulator.
  7. Labour, Antoine; Stenson, Richard B.; Bates, John P., Method and system for performing memory copy function.
  8. Sundaram, Anand; Fornaeus, Johan, Method and system for secure communication between processor partitions.
  9. Hu, Yaohui; Gopalan, Kartik, Multi-hypervisor virtual machines.
  10. Lu, Yong; Liu, Harry Hongyue; Li, Hai; Carter, Andrew John; Reed, Daniel, Multi-stage parallel data transfer.
  11. Iwamoto, Tatsuya, Operating processors over a network.
  12. Bates, John P.; Inoue, Keisuke; Cerny, Mark E., Parallel processor methods and apparatus.
  13. Kato, Hiroki; Maegawa, Hirotoshi; Ishida, Takayuki, Process management apparatus, computer systems, distributed processing method, and computer program.
  14. Stenson, Richard B.; Bates, John P., Processor task and data management.
  15. Jeng, Jun-Jang; Lang, Christian A.; Stanoi, Ioana, Reduction of message flow between bus-connected consumers and producers.
  16. Jeng, Jun-Jang; Lang, Christian A.; Stanoi, Ioana, Reduction of message flow between bus-connected consumers and producers.
  17. Iwamoto, Tatsuya, Secure operation of processors.
  18. Wezelenburg, Martinus Cornelis, Software defined FIFO memory for storing a set of data from a stream of source data.
  19. Bates, John P.; White, Payton R.; Stenson, Richard B.; Berkey, Howard; Vass, Atilla; Cerny, Mark; Morgan, John, Task manager with stored task definition having pointer to a memory address containing required code data related to the task for execution.
  20. Khan, Raheel; Chan, Joseph C.; Shalev, Ron; Zaman, Naveed U., Tasking system interface methods and apparatuses for use in wireless devices.
  21. Khan, Raheel, Virtual buffer interface methods and apparatuses for use in wireless devices.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트