$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

DC voltage balance control for three-level NPC power converters with even-order harmonic elimination scheme 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H02M-001/12
  • H02M-007/521
  • H02M-007/505
출원번호 US-0354597 (2006-02-14)
등록번호 US-7495938 (2009-02-24)
발명자 / 주소
  • Wu,Bin
  • Rizzo,Steven C.
  • Zargari,Navid R.
  • Liu,Congwei
  • Feng,Weixing
출원인 / 주소
  • Rockwell Automation Technologies, Inc.
대리인 / 주소
    Fay Sharpe LLP
인용정보 피인용 횟수 : 55  인용 특허 : 17

초록

Three-level inverter and rectifier power conversion systems and space vector modulation (SVM) controls having even-order harmonic elimination for neutral voltage balancing with a predefined vector switching sequences for half-wave symmetry in open loop system operation. The vector sequence listings

대표청구항

Having thus described the invention, the following is claimed: 1. A three-level power conversion system, comprising: a DC connection for receiving or supplying DC electrical power, the DC connection comprising first and second DC terminals and first and second capacitors coupled in series between t

이 특허에 인용된 특허 (17)

  1. Ma Daming,CAX ; Wu Bin,CAX ; Zargari Navid R.,CAX ; Rizzo Steven C.,CAX, CSI based drive having active damping control.
  2. Tallam, Rangarajan M.; Naik, Rajendra, Capacitor charge balancing technique for a three-level PWM power converter.
  3. Uchino Hiroshi,JPX ; Morikawa Ryuichi,JPX ; Kusunoki Kiyoshi,JPX ; Kanai Takeo,JPX ; Nishikawa Tadashi,JPX, Control apparatus for power converter.
  4. Nakata Kiyoshi (Iwase JPX) Tanamachi Tokunosuke (Katsuta JPX) Terunuma Mutsuhiro (Mito JPX) Suzuki Masato (Urizura JPX) Nakamura Kiyoshi (Katsuta JPX) Toyota Eiichi (Katsuta JPX) Saitou Syuuji (Katsu, Control apparatus of power converter and control apparatus of electric motor vehicle.
  5. Lipo Thomas A. ; Sinha Gautam, DC bus voltage balancing and control in multilevel inverters.
  6. Lyons James Patrick ; Vlatkovic Vlatko ; Espelage Paul Martin ; Esser Albert Andreas Maria ; Zhao Yifan ; Wang ; Sr. Fei Fred, Five level high power motor drive converter and control system.
  7. Lyons James Patrick ; Vlatkovic Vlatko ; Espelage Paul Martin ; Esser Albert Andreas Maria, High power motor drive converter system and modulation control.
  8. Cooke Philip, Induction motor controller.
  9. Wu, Bin; Rizzo, Steven C.; Zagari, Navid R.; Xiao, Yuan, Integrated DC link choke and method for suppressing common-mode voltage in a motor drive.
  10. Szczesny, Paul Michael; Celanovic, Nikola; Lyons, James Patrick; Vlatkovic, Vlatko, Motor drive converter and method with neutral point drift compensation.
  11. Daming Ma CA; Bin Wu CA; Navid R. Zargari CA; Steven C. Rizzo CA, PWM rectifier having de-coupled power factor and output current control loops.
  12. Peterson William Anders ; Thompson Michael Francis, Polyphase inverter with neutral-leg inductor.
  13. Tanamachi Tokunosuke (Katsuta JPX) Nakata Kiyoshi (Iwase JPX) Nakamura Kiyoshi (Katsuta JPX), Power converter for converting DC voltage into AC phase voltage having three levels of positive, zero and negative volta.
  14. Kim Hee-jung,KRX, Pulse width modulation method of inverter.
  15. Nakata Kiyoshi (Iwase-machi JPX) Terunuma Mutsuhiro (Mito JPX) Tanamachi Tokunosuke (Katsuta JPX) Nakamura Kiyoshi (Katsuta JPX), Three level power converting apparatus having means for balancing DC component thereof.
  16. Kawabata Takao (Hyogo JPX) Koyama Masato (Hyogo JPX), Three-level three-phase inverter apparatus.
  17. Peng Fang Zheng (Oak Ridge TN) Lai Jih-Sheng (Knoxville TN), Voltage balanced multilevel voltage source converter system.

이 특허를 인용한 특허 (55)

  1. Achleitner, Guenter; Trauner, Gernot; Pamer, Andreas, AC/DC voltage transformer and method of operation therefor.
  2. Charych, Arthur, Active centerpoint power bus balancing system.
  3. Zhou, Hua; Cheng, Zhongyuan; Zargari, Navid, Adaptive harmonic reduction apparatus and methods.
  4. Wei, Lixiang; McGuire, Jeffrey D.; Rowan, Timothy M., Adjustable PWM method to increase low speed starting torque and inverter voltage measurement accuracy.
  5. Permuy, Alfred; Solomon, Luke, Capacitor balancing circuit and control method for an electronic device such as a multilevel power inverter.
  6. Cheng, Zhongyuan; Zargari, Navid; Xiao, Yuan, Common mode voltage reduction apparatus and method for current source converter based drive.
  7. Wei, Lixiang; Cui, Yujia, Common voltage reduction for active front end drives.
  8. Lacarnoy, Alain, Converter device comprising at least five DC voltage levels and uninterruptible power supply provided with said device.
  9. Shen, Jie; Schroeder, Stefan; Roesner, Robert, DC-link voltage balancing system and method for multilevel converters.
  10. Tallam, Rangarajan M.; Kerkman, Russel J.; Leggate, David, Discontinuous pulse width drive modulation method and apparatus for reduction of common-mode voltage in power conversion systems.
  11. Bhandarkar, Santosh M.; Benitez Escobar, Sinuhe Imuris; Prasad, Nikhil, Filter capacitor degradation and calibration.
  12. Patel, Yogesh Popatlal; Wei, Lixiang; Kerkman, Russel J., Filter capacitor degradation detection apparatus and method.
  13. Bhandarkar, Santosh Manjunath; Benitez Escobar, Sinuhe Imuris, Filter capacitor degradation identification using computed current.
  14. Bhandarkar, Santosh Manjunath; Benitez Escobar, Sinuhe Imuris, Filter capacitor degradation identification using computed power.
  15. Sartler, Christian; Patel, Yogesh; Wei, Lixiang; Phillips, Mark G., Filter capacitor degradation identification using measured and expected voltage.
  16. Yoscovich, Ilan, High frequency multi-level inverter.
  17. Kerkman, Russel J.; Ahmed, Ahmed Mohamed Sayed; Seibel, Brian J.; Gupta, Shiv; Vadhavkar, Prathamesh Ramesh, Impedance detector apparatus and method.
  18. Permuy, Alfred; Benavides, Nicholas D., Mechanical arrangement of a multilevel power converter circuit.
  19. Zargari, Navid R.; Xiao, Yuan; Wei, Lixiang; Cheng, Zhongyuan, Method and apparatus for bypassing cascaded H-bridge (CHB) power cells and power sub cell for multilevel inverter.
  20. Zargari, Navid R.; Xiao, Yuan; Wei, Lixiang; Cheng, Zhongyuan, Method and apparatus for bypassing cascaded h-bridge (CHB) power cells and power sub cell for multilevel inverter.
  21. Tallam, Rangarajan; Kerkman, Russel, Method and apparatus for detecting AFE filter capacitor degradation.
  22. Cheng, Zhongyuan; Xiao, Yuan; Rineh, Ghodratollah Esmaeili; Pande, Manish; Zargari, Navid, Method and apparatus for detecting power converter capacitor degradation using negative sequence currents.
  23. Kolar, Johann W.; Soeiro, Thiago; Ranstad, Per; Linner, Jörgen, Method and device for determining a control scheme for an active power filter.
  24. Jacobson, Boris S.; Holmansky, Evgeny N., Methods and apparatus for a cascade converter using series resonant cells with zero voltage switching.
  25. Royak, Semyon; Breitzmann, Robert J., Methods and apparatus for active front end filter capacitor degradation detection.
  26. Wei, Lixiang; Patel, Yogesh, Methods and apparatus for continuous and discontinuous active rectifier boost operation to increase power converter rating.
  27. Jacobson, Boris S.; Holmansky, Evgeny N., Methods and apparatus for three-phase inverter with reduced energy storage.
  28. Wei, Lixiang; Hu, Jiangang; McGuire, Jeffrey D., Methods and power conversion system control apparatus to control IGBT junction temperature at low speed.
  29. Cheng, Zhongyuan; Wu, Bin; Zargari, Navid R.; Tian, Kai; Xu, David Dewei, Modular multilevel converter and charging circuit therefor.
  30. Zhang, Di; Zhou, Rui; Garces, Luis; He, Jiangbiao, Modulator for a hybrid converter system.
  31. Yoscovich, Ilan; Glovinsky, Tzachi; Sella, Guy; Galin, Yoav, Multi-level inverter with flying capacitor topology.
  32. Tian, Kai; Cheng, Zhongyuan; Wu, Bin; Xu, David Dewei, Multilevel converter systems and methods with reduced common mode voltage.
  33. Narimani, Mehdi; Wu, Bin; Cheng, Zhongyuan; Zargari, Navid, Multilevel converter systems and sinusoidal pulse width modulation methods.
  34. Yang, Wenqiang; Luo, Ling; Liu, Yunfeng; Klodowski, Anthony Michael; Wagoner, Robert Gregory; Seymour, Robert Allen, Neutral point clamped converter control system and control method and compensation unit.
  35. Yang, Wenqiang; Klodowski, Anthony Michael; Seymour, Robert Allen, Neutral point clamped converter control systems and methods.
  36. El-Barbari, Said Farouk Said; Roesner, Robert; Shen, Jie, Operation of a three level converter.
  37. Wei, Lixiang; Xiao, Yuan; Lu, Haihui; Weber, Douglas B., Power cell bypass method and apparatus for multilevel inverter.
  38. Inoue, Shigenori; Katoh, Shuji; Kawazoe, Hironari; Tomobe, Osamu; Yoshihara, Toru; Watanabe, Kenta, Power conversion apparatus and electrical-mechanical energy conversion system.
  39. Kato, Sho; Yamasaki, Hisanori; Okada, Yuruki; Yamashita, Yoshinori, Power conversion device.
  40. Patel, Yogesh Popatlal; Wei, Lixiang, Power converter resonance detection apparatus and method.
  41. Wei, Lixang; Cheng, Zhongyuan; Xiao, Yuan; Zargari, Navid R., Power converter with common mode voltage reduction.
  42. Dilley, Devin; Smith, Ryan, Power converter with controllable DC offset.
  43. White, Adam M.; Kheraluwala, Mustansir, Power converters for aircraft starter/generators.
  44. Yoscovich, Ilan; Glovinsky, Tzachi; Sella, Guy; Galin, Yoav, Power ripple compensation.
  45. Cheng, Zhongyuan; Zargari, Navid Reza, Spare on demand power cells for modular multilevel power converter.
  46. Cheng, Zhongyuan; Zargari, Navid, Sparse matrix multilevel actively clamped power converter.
  47. Revelant, Alessandro; Stocco, Piero; Petrella, Roberto; Buonocunto, Nicola; Maldini, Giorgio, System and method for offsetting the input voltage unbalance in multilevel inverters or the like.
  48. Lei, Qin; Shen, Jie; Schroeder, Stefan, System and method for unified common mode voltage injection.
  49. Sagona, John Duward, Three-level active rectification pulse width modulation control.
  50. Viitanen, Tero, Three-level converter and method for controlling three-level converter.
  51. Jiao, Da; Liu, Yu, Three-phase three-level inverter with active voltage balance.
  52. Chai, Harry H.; Said, Waleed M., Topologies and methods for turbine engine start inverters.
  53. Xiao, Yuan; Zargari, Navid; Pande, Manish; Khatri, Vijay, Variable frequency drive and methods for filter capacitor fault detection.
  54. Xiao, Yuan; Zargari, Navid; Pande, Manish; Khatri, Vijay, Variable frequency drive and methods for filter capacitor fault detection.
  55. Drummond, Geoffrey N.; Hesterman, Bryce L., Wide range DC power supply with bypassed multiplier circuits.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로