Hybrid configurable circuit for a configurable IC
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-007/38
H03K-019/173
출원번호
UP-0739095
(2007-04-23)
등록번호
US-7521958
(2009-07-01)
발명자
/ 주소
Hutchings, Brad
Schmit, Herman
Teig, Steven
출원인 / 주소
Tabula, Inc.
대리인 / 주소
Adeli & Tollen LLP
인용정보
피인용 횟수 :
41인용 특허 :
123
초록▼
Some embodiments of the invention provide a configurable integrated circuit ("IC"). This IC includes several configurable logic circuits for receiving configuration data and configurably performing a set of operations based on the configuration data. It also includes several hybrid circuits. Each pa
Some embodiments of the invention provide a configurable integrated circuit ("IC"). This IC includes several configurable logic circuits for receiving configuration data and configurably performing a set of operations based on the configuration data. It also includes several hybrid circuits. Each particular hybrid circuit has: (1) a set of inputs, (2) a set of outputs for selectively connecting to the set of inputs, and (3) a set of select lines for receiving select signals that direct the hybrid circuit to connect the input set to the output set in a particular manner. At least one select signal is for controllably receiving configuration data and at least one select line is for controllably receiving signals generated by the configurable logic circuits.
대표청구항▼
We claim: 1. An integrated circuit ("IC") comprising: a) a plurality of configurable logic circuits for receiving configuration data and configurably performing a set of operations based on the configuration data; and b) a plurality of hybrid circuits, each particular hybrid circuit comprising: 1)
We claim: 1. An integrated circuit ("IC") comprising: a) a plurality of configurable logic circuits for receiving configuration data and configurably performing a set of operations based on the configuration data; and b) a plurality of hybrid circuits, each particular hybrid circuit comprising: 1) a set of inputs, 2) a set of outputs for selectively connecting to the set of inputs, and 3) a set of select lines for receiving select signals that direct the particular hybrid circuit to connect the input set to the output set in a particular manner, wherein the particular hybrid circuit (i) performs an interconnect operation when the particular hybrid circuit receives only configuration data on the set of select lines and (ii) performs a logic operation when the particular hybrid circuit receives at least partly non-configuration data on the set of select lines. 2. The IC of claim 1, wherein at least one hybrid circuit supplies an input of one of the configurable logic circuits. 3. The IC of claim 1, wherein at least one hybrid circuit is a configurable routing circuit for configurably routing signals. 4. The IC of claim 1, wherein the non-configuration data comprises at least one signal generated internally by the IC. 5. The IC of claim 4, wherein the non-configuration data comprises user signals. 6. The IC of claim 1, wherein the configurable logic circuits are arranged in an array. 7. The IC of claim 6, wherein the hybrid circuits are interspersed in a repetitive pattern throughout the array. 8. The IC of claim 1, wherein at least one hybrid circuit receives non-configuration data values on all of its select lines in order to perform a logic operation. 9. The IC of claim 1, wherein at least one hybrid circuit receives at least one non-configuration data value and at least one configuration data value simultaneously on the circuit's set of select lines, said at least one non-configuration data value causing the hybrid circuit to perform a logic operation that is based on the received non-configuration data values and data received on the hybrid circuit's set of inputs. 10. The IC of claim 1 further comprising a plurality of configurable interconnect circuits for configurably performing interconnect operations, wherein the particular hybrid circuit receives the select signals through at least one configurable interconnect circuit. 11. The IC of claim 1 further comprising a plurality of configurable interconnect circuits for configurably performing interconnect operations, wherein at least one configurable logic circuit is for receiving an output of at least one hybrid circuit through at least one configurable interconnect circuit. 12. The IC of claim 1, wherein at least one hybrid circuit's logic operation is a Boolean function that accepts a set of operands and supplies a result based on the set of operands, wherein at least one select signal is an operand of the Boolean function. 13. The IC of claim 1 further comprising a switching circuit for selectively supplying a non-configuration data value to at least one select line of at least one hybrid circuit, wherein the switching circuit receives at least one configuration data value and at least one non-configuration data value as input. 14. The IC of claim 1, wherein at least one particular hybrid circuit is a reconfigurable hybrid circuit for receiving different sets of select signals during clock cycles of the IC. 15. The IC of claim 14, wherein at least two different sets of select signals cause the hybrid circuit to first perform an interconnect operation and then perform a logic operation, wherein the two different sets of select signals are received during two different clock cycles, wherein the two different clock cycles are sub-cycles associated with a larger clock cycle of the IC. 16. The IC of claim 14, wherein the reconfigurable hybrid circuit comprises a first switching circuit for selecting between the first and second sets of select signals, wherein said selecting is based on a set of configuration data. 17. An electronic device comprising: an integrated circuit comprising: a) a plurality of configurable logic circuits for receiving configuration data and configurably performing a set of operations based on the configuration data; and b) a plurality of hybrid circuits, each particular hybrid circuit comprising: 1) a set of inputs, 2) a set of outputs for selectively connecting to the set of inputs, and 3) a set of select lines for receiving select signals that direct the particular hybrid circuit to connect the input set to the output set in a particular manner, wherein the particular hybrid circuit (i) performs an interconnect operation when the particular hybrid circuit receives only configuration data on the set of select lines and (ii) performs a logic operation when the particular hybrid circuit receives at least partly non-configuration data on the set of select lines. 18. The device of claim 17 further comprising a memory for supplying configuration data to the IC. 19. A hybrid method of operating a multiplexer in an integrated circuit (IC), said multiplexer comprising sets of input, output, and select lines, the method comprising: receiving a set of input signals along said select lines; receiving first and second sets of signals, wherein the first set of signals comprises only configuration data, wherein the second set of signals comprises at least one non-configuration data signal; and supplying only one of the first and second sets of signals to the set of select lines; wherein when the first set of signals is supplied to the set of select lines, the multiplexer performs an interconnect operation on the set of input signals; wherein when the second set of signals is supplied to the set of select lines, the multiplexer performs a logic operation on the set of input signals. 20. The method of claim 19, wherein said supplying comprises selecting between the first and second sets of select signals. 21. The method of claim 20, wherein said selecting is based on configuration data. 22. The method of claim 21, wherein said selecting is based on different sets of configuration data in different operational clock cycles of the IC. 23. The method of claim 22, wherein the different operational clock cycles are parts of a larger clock cycle of the IC. 24. A method for directing an operation of a multiplexer, the method comprising: receiving a set of potential select signals for the multiplexer, said set comprising a first plurality of configuration data signals and a second plurality of user signals; using a particular configuration data signal of the first plurality to eliminate a particular user signal of the second plurality from the set of potential select signals; and from the remaining set of potential select signals that does not comprise the eliminated particular user signal, selecting a subset of the remaining set of potential select signals to supply as select signals to the multiplexer. 25. The method of claim 24, wherein said selecting of said subset of the remaining set of potential select signals to supply as a select signal to the multiplexer is based on at least one configuration data signal. 26. The method of claim 25, wherein the first plurality of configuration data signals does not comprise the at least one configuration data signal that is used to select the subset of the remaining set of potential select signals to supply as a select signal to the multiplexer. 27. An integrated circuit (IC) comprising: a) a first multiplexer comprising input, output, and select terminal sets; b) a plurality of storage elements for storing configuration data values that are potential signals for supplying to the select terminal set of the first multiplexer; c) a second multiplexer for selectively supplying at least one of (i) a particular stored configuration data value and (ii) a first user signal to the select terminal set of the first multiplexer; and d) a third multiplexer comprising: i) an input terminal set for receiving the first user signal and a second user signal; ii) a select terminal set for receiving the particular stored configuration value; and iii) an output terminal set for supplying the first user signal to the second multiplexer based on the particular stored configuration data value received at said select terminal set. 28. The IC of claim 27 further comprising a fourth multiplexer for receiving a set of the stored configuration signals and selectively outputting a subset of said set, wherein at least a portion of the fourth multiplexer's output is supplied to the select terminal set of the first multiplexer. 29. The IC of claim 28, wherein the at least one configuration value received by the second multiplexer comprises a different portion of the output of the fourth multiplexer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (123)
Goran Bilski, ALU implementation in single PLD logic cell.
Andy L. Lee ; Christopher F. Lane ; Srinivas T. Reddy ; Brian D. Johnson ; Ketan H. Zaveri ; Mario Guzman ; Quyen Doan, Configurable memory structures in a programmable logic device.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Leventis,Paul; Pedersen,Bruce; Lane,Chris; Reddy,Srinivas; Lewis,David, Multiplexing device including a hardwired multiplexer in a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Schadt, John A.; Andrews, William B.; Chen, Zheng; Myers, Anthony K.; Rhein, David A.; Ziegenfus, Warren L.; Zhang, Fulong; Ding, Ming Hui; Fenstermaker, Larry R., Programmable logic devices with integrated standard-cell logic blocks.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.