$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Managing a plurality of processors as devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-011/00
출원번호 UP-0670823 (2003-09-25)
등록번호 US-7523157 (2009-07-01)
발명자 / 주소
  • Aguilar, Jr., Maximino
  • Day, Michael Norman
  • Nutter, Mark Richard
  • Stafford, James Michael
출원인 / 주소
  • International Business Machines Corporation
대리인 / 주소
    VanLeeuwen & VanLeeuwen
인용정보 피인용 횟수 : 94  인용 특허 : 83

초록

Managing a computer system's multiple processors as devices. The operating system accesses the multiple processors using processor device modules loaded into the operating system to facilitate a communication between an application requesting access to a processor and the processor. A device-like a

대표청구항

What is claimed is: 1. A computer-implemented method for managing processors as system devices, the method comprising: executing an operating system by one or more first processors included in a group of heterogeneous processors; loading a device module corresponding to one or more secondary proces

이 특허에 인용된 특허 (83)

  1. Andrew J. Fish ; William J. Clem, Arrangements having firmware support for different processor types.
  2. Blandy, Geoffrey Owen; Johnson, Andrew, Bimodal Java just-in-time complier.
  3. Burke, Miles D.; Solar, Jr., Richard J., Building business objects and business software applications using dynamic object definitions of ingrediential objects.
  4. Underwood, Roy Aaron, Business components framework.
  5. Valencia Andrew J. (Portland OR), Cache affinity scheduler.
  6. Lee Tsung-En Andy ; Cox Donald C., Computation using codes for controlling configurable computational circuit.
  7. Willen,James W.; Mikkelsen,Hans Christian; Carter,John; Hancock,Peter John; Stanton,Michael F.; Morris,Robert, Computer OS dispatcher operation with virtual switching queue and IP queues.
  8. Farrell Joel A. (Endicott NY) Record Stephen E. (Ridgefield CT) Wade Brian K. (Apalachin NY), Controlled scheduling of program threads in a multitasking operating system.
  9. Mochizuki Yoshiyuki (Osaka JPX), Data processing method and apparatus employing parallel processing for solving systems of linear equations.
  10. Correnti Joseph A. (Boca Raton FL) Pipitone Ralph M. (Boynton Beach FL) Thomas Michael W. (Bellevue WA), Data processing system and method having selectable scheduler.
  11. Yousefi'zadeh, Homayoun, Database load balancing for multi-tier computer systems.
  12. Gail A. Alverson ; Burton J. Smith ; Laurence S. Kaplan ; Mark L. Niehaus, Debugging techniques in a multithreaded environment.
  13. Oner, Koray; Dion, Jeremy, Descriptor-based load balancing.
  14. Fischer,Claudius; Stephan,Thorsten; Schmidt,Markus; Hertweck,Jochen; M?ller,Franz, Device for running offline applications and synchronizing with a central computer system.
  15. Hardwick Jonathan C.,GBX, Dynamic load balancing among processors in a parallel computer.
  16. Kubo,Hidehito; Takano,Yosuke, Dynamic load-distributed computer system using estimated expansion ratios and load-distributing method therefor.
  17. Wells Steven E. ; Levy Markus A., Execution in place of a file stored non-contiguously in a non-volatile memory.
  18. Hammond Steven W. (Schenectady NY), Finite element analysis method using multiprocessor for matrix manipulations with special handling of diagonal elements.
  19. McCrory, Duane J., Heterogeneous symmetric multi-processing system.
  20. Oka, Masaaki; Suzuoki, Masakazu, Image creation device.
  21. O'Connor James Michael ; Tremblay Marc, Instruction folding for a stack-based machine.
  22. Morris,Dale, Instruction set reconciliation for heterogeneous symmetric-multiprocessor systems.
  23. Chauvel,Gerard; D'Inverno,Dominique, JAVA DSP acceleration by byte-code optimization.
  24. Zee,Dae Hoon, JAVA compile-on-demand service system for accelerating processing speed of JAVA program in data processing system and method thereof.
  25. Bowman-Amuah, Michel K., Load balancer in environment services patterns.
  26. West, Lynn P., Load/store micropacket handling system.
  27. Day, Michael Norman; Hofstee, Harm Peter; Johns, Charles Ray; Kahle, James Allan; Shippy, David; Truong, Thuong Quang, Memory management in multiprocessor system.
  28. Suzuoki, Masakazu; Yamazaki, Takeshi, Memory protection system and method for computer architecture for broadband networks.
  29. Arnold,Kenneth C. R. C.; Waldo,James H.; Wollrath,Ann M.; Jones,Peter C., Method and apparatus for dynamic distributed computing over a network.
  30. Washington Peter ; Barton Richard R., Method and apparatus for executing a family generic processor specific application.
  31. Kauffman James R. ; Bishop Richard A., Method and apparatus for failure recovery in a multi-processor computer system.
  32. Zia Ansari ; Kevin B. Smith ; Seth Abraham, Method and apparatus for generating multiple processor-specific code segments in a single executable.
  33. James Roxby,Philip B.; Ross,Charles A.; Schumacher,Paul R., Method and apparatus for processing data stored in a memory shared among a plurality of processors.
  34. Hammarlund Per H. ; Hinton Glenn J., Method and apparatus for providing a cache management technique.
  35. Matena,Vladimir; Sharma,Rahul; Mortazavi,Masood; Krishnan,Sanjeev, Method and apparatus for providing application specific strategies to a JAVA platform including load balancing policies.
  36. King Adrian S. (Albuquerque NM), Method and apparatus for solving dense systems of linear equations with an iterative method that employs partial multipl.
  37. Smith Kevin B. ; Nelson Clark F. ; Abraham Seth, Method and apparatus for supporting multiple processor-specific code segments in a single executable.
  38. Spix George A. ; Wengelski Diane M. ; Hawkinson Stuart W. ; Johnson Mark D. ; Burke Jeremiah D. ; Thompson Keith J. ; Gaertner Gregory G. ; Brussino Giacomo G. ; Hessel Richard E. ; Barkai David M. ;, Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes.
  39. Timothy Proch ; Nick Horgan, Method and circuit for controlling a first-in-first-out (FIFO) buffer using a bank of FIFO address registers capturing and saving beginning and ending write-pointer addresses.
  40. Govindarajapuram,Shivakumar; Kanungo,Rajesh, Method and system for detecting deprecated elements during runtime.
  41. Velasco, Gabriel, Method and system for dynamically load balancing a process over a plurality of peer machines.
  42. Miller,Matthew; Walker,Robert L., Method and system for managing distribution of computer-executable program threads between central processing units in a multi-central processing unit computer system.
  43. Steinberg, Louis A.; Wetstone, Evan R.; Belousov, Arkadiy; Deuel, John, Method and system for reducing false alarms in network fault management systems.
  44. Sakamoto,Satoshi; Iwazaki,Masanori; Tsuboi,Akira, Method for controlling multithreading.
  45. Lueh Guei-Yuan ; Tabatabai Ali-Reza Adl, Method for fast translation of java byte codes into efficient native processor code.
  46. Zimmer,Vincent J.; Rothman,Michael A., Method for sharing firmware across heterogeneous processor architectures.
  47. O'Connor, James Michael; Tremblay, Marc, Method frame storage using multiple memory circuits.
  48. Nakanishi Makoto,JPX, Method of solving simultaneous linear equations in a memory-distributed parallel computer.
  49. Novaes,Marcos N.; Laib,Gregory D.; Goering,Ronald T.; Lucash,Jeffrey S.; Sohos,George, Method, system and program products for ordering lists of service addresses to provide load balancing of a clustered environment.
  50. Goff, Lonnie C., Multi-processor JAVA subsystem.
  51. Hoffman Roy L. (Pine Island MN) Houdek Merle E. (Rochester MN) Loen Larry W. (Rochester MN) Soltis Frank G. (Rochester MN), Multi-processor task dispatching apparatus.
  52. Reimer, Jay B.; Nguyen, Tai H.; Luo, Yi; Hopkins, Harland Glenn; Bui, Dan K.; McGonagle, Kevin A., Multicore DSP device having shared program memory with conditional write protection.
  53. Zellner, Samuel N.; Enzmann, Mark J.; Moton, Jr., Robert T., Multimedia emergency services.
  54. Swarztrauber Paul Noble (Boulder CO), Multipipeline multiprocessor system.
  55. Seino Satoshi (Fukushima JPX) Umeno Hidenori (Kanagawa JPX) Ogawa Kiyoshi (Yokohama JPX) Takeda Katsumi (Hadano JPX), Multiprocessor system statically dividing processors into groups allowing processor of selected group to send task reque.
  56. Fiacconi Claudio (Arcore ITX) Franzosi Antonio (Pavia ITX), Multiprocessor system with interrupt notification and verification unit.
  57. Kempf James (Mountain View CA) Powell Michael L. (Palo Alto CA), Non-supervisor mode cross address space dynamic linking.
  58. Dean R. E. Long, Opcode numbering for meta-data encoding.
  59. Dhong,Sang Hoo; Hofstee,Harm Peter; Liberty,John Samuel; Liu,Peichun Peter, Ring-topology based multiprocessor data access bus.
  60. Sibert,W. Olin, Secure processing unit systems and methods.
  61. Burd,Gary S.; Cooper,Kenneth B.; Guthrie,Scott D.; Ebbo,David S.; Anders,Mark T.; Peters,Ted A., Server-side code generation from a dynamic web page content file.
  62. Tremblay, Marc; Kowalczyk, Andre; Tirumala, Anup S., Shared write buffer for use by multiple processor units.
  63. Sadovsky,Vladimir; Camara,Franc J.; Tsuchida,Keisuke; Partin,Lyman Cooper, Simplified device drivers for hardware devices of a computer system.
  64. Jagannathan Suresh (Princeton NJ) Philbin James F. (Metuchen NJ), Software architecture for control of highly parallel computer systems.
  65. Zalewski, Stephen H.; Mason, Andrew H.; Jordan, Gregory H.; Noel, Karen L., Software partitioned multi-processor system with flexible resource sharing levels.
  66. Lueh, Guei-Yuan, Static compilation of instrumentation code for debugging support.
  67. Hayashi Katsumi (Mishima JPX) Mitani Masaaki (Numazu JPX) Sekine Yutaka (Numazu JPX) Hayashi Tomohiro (Mishima JPX) Saito Kazuhiko (Numazu JPX) Shimogai Yoshinori (Numazu JPX), Symmetric/asymmetric shared processing operation in a tightly coupled multiprocessor.
  68. Ahamed Syed Vickar ; Lawrence Victor Bernard, Synchronous multiprocessor using tasks directly proportional in size to the individual processors rates.
  69. Buhlman, Craig A.; Casorso, Anthony J., System and method for a distributed shared memory.
  70. Spix George A. (Eau Claire WI) Wengelski Diane M. (Eau Claire WI) Hawkinson Stuart W. (Eau Claire WI) Johnson Mark D. (Eau Claire WI) Burke Jeremiah D. (Eau Claire WI) Thompson Keith J. (Eau Claire W, System and method for controlling a highly parallel multiprocessor using an anarchy based scheduler for parallel executi.
  71. Fink, Stephen J.; Wegman, Mark, System and method for dynamically optimizing executing activations.
  72. Yamazaki Shigemi,JPX ; Mukai Kazunari,JPX ; Tajima Yoshihiro,JPX ; Kohge Kiyoshi,JPX ; Komiyama Takashi,JPX, System and method for executing job between different operating systems.
  73. Demsey,Seth M.; Smith,Brian J.; Corbin,Scott M.; Smith,Michael D.; Zintel,W. Michael, System and method for jointly managing dynamically generated code and data.
  74. Underwood, Roy Aaron, System, method and article of manufacture for an activity framework design in an e-commerce based environment.
  75. Antony Azio Faustini, System, method and article of manufacture for collaboration with an application.
  76. Faustini Antony Azio, System, method and article of manufacture for creating a live application or applet development environment.
  77. Faustini, Antony Azio, System, method and article of manufacture for creating an object oriented component having multiple bidirectional ports for use in association with a java application or applet.
  78. Faustini Antony Azio, System, method and article of manufacture for creating hierarchical folder components for use in a java application or a.
  79. Faustini Antony Azio, System, method and article of manufacture for providing dynamic user editing of object oriented components used in an ob.
  80. Faustini Antony Azio, System, method and article of manufacture for type checking appropriateness of port connection and variable type matchin.
  81. Roy P. D'Souza, Techniques for maintaining fault tolerance for software programs in a clustered computer system.
  82. Rusterholz John T. (Roseville MN) Homan Charles J. (St. Paul MN) Brown Lowell E. (Anoka MN) Bennett Donald B. (Burnsville MN) Malnati Robert J. (St. Paul MN) Hamstra James R. (Plymouth MN), Tightly coupled scientific processing system.
  83. Guttag Karl M. (Sugar Land TX) Read Christopher J. (Houston TX) Poland Sydney W. (Katy TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX), Transfer processor with transparency.

이 특허를 인용한 특허 (94)

  1. Jeon, Seungjune; Tai, Ying; Zhu, Jiangli; Chen, Xiaoheng, Adaptive LLR based on syndrome weight.
  2. Fitzpatrick, James; Higgins, James; Li, Li; Wongso, Mervyn, Adaptive erase of a storage device.
  3. Tai, Ying Yu; Ma, Yueh Yale, Adaptive read comparison signal generation for memory systems.
  4. Shats, Serge; Jelvis, Alexei; Ratty, Muthukumar; Vignanker, Eugene, Automatic read and write acceleration of data accessed by virtual machines.
  5. Fitzpatrick, James; Rafati, Amirhossein, Bandwidth optimization in a non-volatile memory system.
  6. Fitzpatrick, James; Higgins, James, Biasing for wear leveling in storage systems.
  7. Case, Sr., Paul, Case secure computer architecture.
  8. Case, Sr., Paul, Case secure computer architecture.
  9. Chander, Ramesh; George, Johann; O'Krafka, Brian W.; Krishnan, Manavalan, Compaction of information in tiered data structure.
  10. Chen, Xiaoheng; Tai, Ying Yu; Zhu, Jiangli; Jeon, Seungjune, Compressing data from multiple reads for error control management in memory systems.
  11. O'Krafka, Brian W.; Chiu, Patrick; Chander, Ramesh; Wang, Zhengheng, Conditional updates for reducing frequency of data modification operations.
  12. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., DIMM device controller supervisor.
  13. Frayer, Jack Edward; Olbrich, Aaron K., Data encoder and decoder using memory-specific parity-check matrix.
  14. Ellis, Robert W.; Herman, Lace J.; Southerland, Bobby Ray, Data hardening in a storage system.
  15. Scaramuzzo, John; Rub, Bernardo; Ellis, Robert W.; Fitzpatrick, James, Data management in a storage system.
  16. Higgins, James M.; Ellis, Robert W.; Dancho, Mark; Fitzpatrick, James, Data management with modular erase in a data storage system.
  17. McCoy, James A.; Morrison, Steven E., Data processing with microcode designed with source coding.
  18. Jeon, Seungjune; Chen, Xiaoheng, Detection and handling of unbalanced errors in interleaved codewords.
  19. Dancho, Mark; Fitzpatrick, James; Li, Li, Device and method for managing die groups.
  20. Jeon, Seungjune; Kwong, Charles; Zhu, Jiangli, Device and method for resolving an LM flag issue.
  21. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., Dynamic brownout adjustment in a storage device.
  22. O'Krafka, Brian W.; Cheru, Tomy A.; Krishnan, Manavalan; Busch, John, Efficient cache utilization in a tiered data structure.
  23. Ellis, Robert W., Fault detection and prediction for data storage elements.
  24. Ellis, Robert W., Fault detection and prediction in storage devices.
  25. Ellis, Robert W., Fault testing in storage devices.
  26. Lucas, Gregg S.; Ellis, Robert W., Firmware reversion trigger and control.
  27. Olbrich, Aaron K.; Prins, Douglas A., Flash memory controller and system including data pipelines incorporating multiple buffers.
  28. Olbrich, Aaron K.; Prins, Douglas A., Flash storage controller execute loop.
  29. Olbrich, Aaron K.; Prins, Douglas A., Flash storage controller execute loop.
  30. Olbrich, Aaron K.; Prins, Douglas A., Flash storage controller execute loop.
  31. Olbrich, Aaron K.; Prins, Douglas A., Flash storage controller execute loop.
  32. Olbrich, Aaron K.; Prins, Douglas A., Flash storage controller execute loop.
  33. Lucas, Gregg S.; Delpapa, Kenneth B.; Herman, Lace J.; Ellis, Robert W., Hard power fail architecture.
  34. Wright, David A.; Dean, David; Ellis, Robert W., Heat dissipation for substrate assemblies.
  35. Kankani, Navneeth; Kulkarni, Anand; Kwong, Charles See Yeung, Heuristic aware garbage collection scheme in storage systems.
  36. Lucas, Gregg S.; Ellis, Robert W., Holdup capacitor energy harvesting.
  37. Kotte, Dharani; Mathur, Akshay; Biswas, Chayan; Patro, Sumant K., Identification of hot regions to enhance performance and endurance of a non-volatile storage device.
  38. Frayer, Jack Edward; Olbrich, Aaron Keith; Stonelake, Paul Roger; Kulkarni, Anand Krishnamurthi; Ma, Yale Yueh, Intelligent bit recovery for flash memory.
  39. Ellis, Robert W.; Higgins, James M.; Mak, Alexander Kwok-Tung, Internal current measurement for age measurements.
  40. Sprouse, Steven, Local hash value generation in non-volatile data storage systems.
  41. Prins, Douglas A.; Olbrich, Aaron K., Mass storage controller volatile memory containing metadata related to flash memory storage.
  42. Prins, Douglas A.; Olbrich, Aaron K., Mass storage controller volatile memory containing metadata related to flash memory storage.
  43. Olbrich, Aaron K.; Prins, Douglas A., Metadata rebuild in a flash memory controller following a loss of power.
  44. Higgins, James M.; Ellis, Robert W.; Darragh, Neil R.; Olbrich, Aaron K.; Kankani, Navneeth; Sprouse, Steven, Method and system for dynamic word line based configuration of a three-dimensional memory device.
  45. George, Johann; Olbrich, Aaron, Method and system for forward reference logging in a persistent datastore.
  46. Fitzpatrick, James; Rafati, Amirhossein, Method and system for improving data integrity in non-volatile storage.
  47. Kruger, Warren Fritz, Method and system for migrating data between flash memory devices.
  48. Kruger, Warren Fritz, Method and system for rebalancing data stored in flash memory devices.
  49. Truong, Linh Tien; Samuels, Allen; Kankani, Navneeth, Method and system for recharacterizing the storage density of a memory device or a portion thereof.
  50. Tai, Ying Yu; Jeon, Seungjune; Zhu, Jinagli; Ma, Yeuh Yale, Method and system of reading threshold voltage equalization.
  51. Kadayam, Harihara; Neelakanta, Niranjan Patre; Tapse, Ajit Kumar; Krishnan, Manavalan; O'Krafka, Brian Walter; George, Johann, Methods and systems for performing efficient snapshots in tiered data structures.
  52. Ellis, Robert W.; Higgins, James M.; Mohan, Vidyabhushan, Methods and systems for staggered memory operations.
  53. Sprouse, Steven; Li, Yan, Methods and systems to avoid false negative results in bloom filters implemented in non-volatile data storage systems.
  54. Hu, Yaohui; Gopalan, Kartik, Multi-hypervisor virtual machines.
  55. Sprouse, Steven; Li, Yan, Multipass programming in buffers implemented in non-volatile data storage systems.
  56. Prins, Douglas A.; Olbrich, Aaron K., Multiprocessor storage controller.
  57. Prins, Douglas A.; Olbrich, Aaron K., Multiprocessor storage controller.
  58. Jeon, Seungjune, Optimal multilevel sensing for reading data from a storage medium.
  59. Frayer, Jack Edward; Olbrich, Aaron K., Performance optimization of data transfer for soft information generation.
  60. George, Johann; Olbrich, Aaron; O'Krafka, Brian; Dinker, Darpan; Chiu, Patrick; Firsov, Evgeny, Persistent storage device with NVRAM for staging writes.
  61. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., Power fail latching based on monitoring multiple power supply voltages in a storage device.
  62. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., Power failure architecture and verification.
  63. Schmier, Jacob; Dancho, Mark; Jones, Ryan, Power failure tolerant cryptographic erase.
  64. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., Power inrush management of storage devices.
  65. Lucas, Gregg S.; Delpapa, Kenneth B.; Herman, Lace J.; Ellis, Robert W., Power sequencing and data hardening architecture.
  66. Kotte, Dharani; Mathur, Akshay; Biswas, Chayan; Patro, Sumant K.; Kannan, Baskaran, Prioritizing garbage collection and block allocation based on I/O history for logical address regions.
  67. George, Johann; Olbrich, Aaron, Reads and writes between a contiguous data block and noncontiguous sets of logical address blocks in a persistent storage device.
  68. Jeng, Jun-Jang; Lang, Christian A.; Stanoi, Ioana, Reduction of message flow between bus-connected consumers and producers.
  69. Jeng, Jun-Jang; Lang, Christian A.; Stanoi, Ioana, Reduction of message flow between bus-connected consumers and producers.
  70. Ellis, Robert W.; Lucas, Gregg S., Secure erase in a memory device.
  71. Dean, David; Ellis, Robert W., Self-supporting thermal tube structure for electronic assemblies.
  72. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., Simulated power failure and data hardening.
  73. Tai, Ying Yu; Ma, Yueh Yale, Soft information generation for memory systems.
  74. Lucas, Gregg S.; Delpapa, Kenneth B.; Ellis, Robert W., Startup performance and power isolation.
  75. Tai, Ying Yu; Ma, Yueh Yale, Statistical read comparison signal generation for memory systems.
  76. Prins, Douglas A.; Olbrich, Aaron K., Storage controller for flash memory including a crossbar switch connecting a plurality of processors with a plurality of internal memories.
  77. Higgins, James M.; Fitzpatrick, James; Dancho, Mark, Sub-block garbage collection.
  78. Chen, Xiaoheng; Zhu, Jiangli; Tai, Ying Yu, Syndrome layered decoding for LDPC codes.
  79. Delpapa, Kenneth B.; Lucas, Gregg S.; Ellis, Robert W., System and method for adjusting trip points within a storage device.
  80. Weston-Lewis, Graeme Moffat; Prins, Douglas Alan; Olbrich, Aaron Keith, System and method for detecting copyback programming problems.
  81. Dean, David; Ellis, Robert, System and method for heat dissipation.
  82. Ellis, Robert W.; Dean, David, System and method for redirecting airflow across an electronic assembly.
  83. Kankani, Navneeth; Kwong, Charles See Yeung, System and method for updating a reading threshold voltage based on symbol transition information.
  84. Frayer, Jack Edward; Olbrich, Aaron K., Systems, methods and devices for decoding codewords having multiple parity segments.
  85. Frayer, Jack Edward; Olbrich, Aaron K., Systems, methods and devices for multi-tiered error correction.
  86. Frayer, Jack Edward; Olbrich, Aaron K., Systems, methods and devices for multi-tiered error correction.
  87. Prins, Douglas A., Systems, methods, and devices for multi-dimensional flash RAID data protection.
  88. Dean, David; Ellis, Robert W., Thermal isolation techniques.
  89. Ellis, Robert W.; Dean, David, Thermal tube assembly structures.
  90. Zhu, Jiangli; Tai, Ying Yu; Chen, Xiaoheng, Universal and reconfigurable QC-LDPC encoder.
  91. Kotte, Dharani; Mathur, Akshay; Kannan, Baskaran; Patro, Sumant K., Using history of I/O sequences to trigger cached read ahead in a non-volatile storage device.
  92. Mathur, Akshay; Kotte, Dharani; Biswas, Chayan; Kannan, Baskaran, Using history of unaligned writes to cache data and avoid read-modify-writes in a non-volatile storage device.
  93. Kankani, Navneeth; Kwong, Charles See Yeung, Write amplification reduction by delaying read access to data written during garbage collection.
  94. Kankani, Navneeth; Kwong, Charles See Yeung, Write amplification reduction through reliable writes during garbage collection.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로