Optical interference display panel and manufacturing method thereof
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G02B-026/00
H01L-021/00
출원번호
UP-0807128
(2004-03-24)
등록번호
US-7532385
(2009-07-01)
우선권정보
TW-92122676 A(2003-08-18)
발명자
/ 주소
Lin, Wen Jian
Arbuckle, Brian
Gally, Brian
Floyd, Philip
Palmateer, Lauren
출원인 / 주소
QUALCOMM MEMS Technologies, Inc.
대리인 / 주소
Knobbe Martens Olson & Bear LLP
인용정보
피인용 횟수 :
14인용 특허 :
71
초록▼
A first electrode and a sacrificial layer are sequentially formed on a substrate, and then first openings for forming supports inside are formed in the first electrode and the sacrificial layer. The supports are formed in the first openings, and then a second electrode is formed on the sacrificial l
A first electrode and a sacrificial layer are sequentially formed on a substrate, and then first openings for forming supports inside are formed in the first electrode and the sacrificial layer. The supports are formed in the first openings, and then a second electrode is formed on the sacrificial layer and the supports, thus forming a micro electro mechanical system structure. Afterward, an adhesive is used to adhere and fix a protection structure to the substrate for forming a chamber to enclose the micro electro mechanical system structure, and at least one second opening is preserved on sidewalls of the chamber. A release etch process is subsequently employed to remove the sacrificial layer through the second opening in order to form cavities in an optical interference reflection structure. Finally, the second opening is closed to seal the optical interference reflection structure between the substrate and the protection structure.
대표청구항▼
What is claimed is: 1. A method for manufacturing an optical interference display panel, comprising: providing a substrate having a micro electro mechanical structure, wherein the micro electro mechanical structure comprises: a first electrode, on the substrate; a sacrificial layer, on the first el
What is claimed is: 1. A method for manufacturing an optical interference display panel, comprising: providing a substrate having a micro electro mechanical structure, wherein the micro electro mechanical structure comprises: a first electrode, on the substrate; a sacrificial layer, on the first electrode; a second electrode, on the sacrificial layer; and a plurality of supports, located between the first electrode and the second electrode; adhering the substrate to a protection structure with a first adhesive to form a cavity for enclosing the micro electro mechanical structure, wherein a sidewall of the cavity has at least one opening; and removing the sacrificial layer by a release etching process with an etching reagent through the opening to form an optical interference reflection structure. 2. The method of claim 1, wherein a material of the first adhesive comprises spacers, and the spacers keep a predetermined distance between the protection structure and the substrate to prevent the protection structure from damaging the optical interference reflection structure. 3. The method of claim 1, wherein the first adhesive comprises a UV glue or a thermosetting adhesive. 4. The method of claim 1, wherein the method further comprises: closing the opening after finishing the release etching process. 5. The method of claim 4, wherein the opening is closed by filling with a second adhesive. 6. The method of claim 5, wherein the second adhesive comprises a UV glue or a thermosetting adhesive. 7. The method of claim 4, wherein the closing of the opening comprises closing the opening with an adhesive to hermetically seal the cavity between the substrate and the protection structure. 8. The method of claim 4, further comprising purging the etching agent prior to closing the opening. 9. The method of claim 1, wherein the protection structure is a flat protection structure or a U-shaped protection structure. 10. The method of claim 1, wherein the protection structure is a U-shaped protection structure, and the opening is positioned on a sidewall of the U-shaped protection structure. 11. The method of claim 1, wherein the sacrificial layer comprises at least one of the following: dielectric material, metal, and silicon. 12. The method of claim 1, wherein adhering the substrate comprises pressing the substrate to the protection structure. 13. The method of claim 1, wherein the first adhesive comprises a thermosetting adhesive, and wherein the adhering of the substrate further comprises heating the thermosetting adhesive. 14. The method of claim 1, wherein the opening is located in the first adhesive. 15. The method of claim 1, wherein there are two or more openings, and wherein the openings are uniformly distributed in the first adhesive. 16. The method of claim 1, wherein the micro electro mechanical structure comprises a plurality of pixels. 17. The method of claim 1, wherein the protection structure comprises at least one of the following: glass, plastic, organic polymer, and inorganic polymer. 18. A method for manufacturing an optical interference display panel, comprising: providing a substrate having a micro electro mechanical structure, wherein the micro electro mechanical structure comprises: a first electrode; a second electrode; a sacrificial layer located between the first and second electrodes; and a plurality of supports located between the first and second electrodes; adhering the substrate to a protection structure to form a cavity for enclosing the micro electro mechanical structure, wherein the cavity comprises at least one opening; and passing an etching agent through the opening to remove the sacrificial layer. 19. The method of claim 18, wherein the method further comprises: closing the opening after completing the release etching process. 20. The method of claim 19, wherein the closing of the opening comprises closing the opening to hermetically seal the cavity between the substrate and the protection structure.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (71)
Hornbeck Larry J. (Van Alstyne TX), Architecture and process for integrating DMD with control circuit substrates.
Hauser, Christian; Winderl, Johann; Reiss, Martin, Electronic devices and a sheet strip for packaging bonding wire connections of electronic devices and method for producing them.
Tyler Derek E. (Cheshire CT) Mahulikar Deepak (Madison CT) Pasqualoni Anthony M. (Hamden CT) Braden Jeffrey S. (Milpitas CA) Hoffman Paul R. (Modesto CA), Metal electronic package with reduced seal width.
Kovacs Alan L. (Long Beach CA) Johnson Gary W. (Irvine CA) Vitriol William A. (Anaheim CA) Shock ; Jr. Clifford L. (San Luis Obispo CA), Pre-stressed laminated lid for electronic circuit package.
Jokerst Nan M. (Atlanta GA) Brooke Martin A. (Atlanta GA) Allen Mark G. (Atlanta GA), Processes for lift-off of thin film materials or devices for fabricating three dimensional integrated circuits, optical.
Lewis, Alan G.; Mignard, Marc M.; Chui, Clarence; Van Lier, Wilhelmus Johannes Robertus; Todorovich, Mark M.; Cummings, William, Low voltage driver scheme for interferometric modulators.
Lewis, Alan G.; Mignard, Marc Maurice; Chui, Clarence; Van Lier, Wilhelmus Johannes Robertus; Todorovich, Mark M.; Cummings, William, Low voltage driver scheme for interferometric modulators.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.