$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Miniature optical element for wireless bonding in an electronic instrument 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-033/00
  • H01L-031/0232
  • H01L-023/48
출원번호 UP-0896708 (2007-09-05)
등록번호 US-7544973 (2009-07-01)
우선권정보 JP-2000-209352(2000-07-11); JP-2001-165017(2001-05-31)
발명자 / 주소
  • Wada, Kenji
출원인 / 주소
  • Seiko Epson Corporation
대리인 / 주소
    Oliff & Berridge, PLC
인용정보 피인용 횟수 : 3  인용 특허 : 24

초록

A method of manufacturing an optical element including the steps of: forming a through hole in a semiconductor element which has an optical section and an electrode electrically connected to the optical section; and forming a conductive layer extending from a first surface of the semiconductor eleme

대표청구항

What is claimed is: 1. An optical element, comprising: a semiconductor chip that includes a first surface on which an optical section is formed, a second surface and a through hole, the second surface being opposite to the first surface, the through hole extending from the first surface to the seco

이 특허에 인용된 특허 (24)

  1. Hsuan Min Chih,TWX ; Han Charlie,TWX, Direct contact through hole type wafer structure.
  2. Duke Peter J. (Endwell NY) Keim Leann G. (Endicott NY) Semkow Krystyna W. (Johnson City NY), Electrolytic method for forming vias and through holes in copper-invar-copper core structures.
  3. Celaya Phillip C. ; Kerr John R., Electronic component assembly having an encapsulation material and method of forming the same.
  4. Wojnarowski Robert John, Electronic device pad relocation, precision placement, and packaging in arrays.
  5. Ecker Mario E. (Poughkeepsie NY) Olson Leonard T. (Jericho VT), High density interconnection means for chip carriers.
  6. Noda Kouta,JPX ; Inoue Tooru,JPX ; Yuan Benzhen,JPX, High density multi-layered printed wiring board, multi-chip carrier and semiconductor package.
  7. Fumio Hata JP; Tadashi Kosaka JP; Hisatane Komori JP, IC package having a conductive material at least partially filling a recess.
  8. Fan Yang-Tung,TWX ; Hsiao Yu-Kung,TWX ; Lee Chih-Hsiung,TWX, Image array optoelectronic microelectronic fabrication with enhanced optical stability and method for fabrication thereof.
  9. Juskey Frank J. (Coral Springs FL) Suppelsa Anthony B. (Coral Springs FL) Dorinski Dale W. (Coral Springs FL), Light erasable multichip module.
  10. Subbarao Saligrama N. (Plainsboro NJ) Huang Ho-Chung (Princeton Junction NJ), Method for fabricating via holes in a semiconductor wafer.
  11. Vijan Meera (Troy MI), Method of forming a large surface area integrated circuit.
  12. Ikeya Masahisa,JPX ; Inokuchi Kazuyuki,JPX, Method of forming integrated circuit with evaluation contacts electrically connected by forming via holes through the chip, and bonding the chip with a substrate.
  13. Yoshitaka Tsunashima JP, Method of manufacturing a multi-chip semiconductor device effective to improve alignment.
  14. Wada, Kenji, Miniature optical element for wireless bonding in an electronic instrument.
  15. Hofbauer Hermann,DEX ; Kriegel Bernd,DEX ; Speckbauer Peter,DEX ; Ullrich Martin,DEX ; Dietl Ruport,DEX, Opto-electronic sensor component.
  16. Segawa Masao,JPX ; Ooi Kazushige,JPX ; Kimura Masanobu,JPX ; Sugi Shuichi,JPX, Photoelectric converting device with anisotropically conductive film for connecting leads of wiring board and electrode.
  17. Bieck, Florian; Leib, J?rgen, Process for making contact with and housing integrated circuits.
  18. Nakamura Kazuyo,JPX ; Shimada Keiji,JPX, Process for producing solar cells and solar cells produced thereby.
  19. Junichi Hikita JP; Isamu Nishimura JP; Nobuhisa Kumamoto JP; Yoshiyasu Morishima JP, Semiconductor device and semiconductor chip.
  20. Hanaoka, Terunao; Wada, Kenji, Semiconductor device, method of fabricating the same, stack-type semiconductor device, circuit board and electronic instrument.
  21. Stephane Caplet FR; Marie-Therese Delaye FR, Structure equipped with electric contacts formed through said structure substrate and method for obtaining said structure.
  22. Billon Thierry,FRX, Structure with a micro-electronic component made of a semi-conductor material difficult to etch and with metallized holes.
  23. Gaul Stephen Joseph ; Delgado Jose Avelino, Surface mount die by handle replacement.
  24. Lemnios Zachary J. (710 Wuthering Heights Dr. Colorado Springs CO 80921) McIntyre David G. (5424 Del Rey Colorado Springs CO 80918) Lau Chung-Lim (270 Rimview Dr. ; #1 Colorado Springs CO 80919) Will, Three metal personalization of application specific monolithic microwave integrated circuit.

이 특허를 인용한 특허 (3)

  1. Tanida, Kazumasa; Sekiguchi, Masahiro; Takahashi, Kenji, Semiconductor device and method of manufacturing semiconductor device.
  2. Okamoto, Masaki, Semiconductor device, manufacturing method thereof, solid-state imaging device, and electronic apparatus.
  3. Jang, Daehee; Ko, Jihoon; Kang, Juwan; Kim, Jonghwan, Solar cell.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로