Configurable IC with interconnect circuits that also perform storage operations
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/00
H03K-019/177
출원번호
UP-0021291
(2008-01-28)
등록번호
US-7545167
(2009-07-01)
발명자
/ 주소
Teig, Steven
Schmit, Herman
Redgrave, Jason
Chandra, Vikas
출원인 / 주소
Tabula, Inc.
대리인 / 주소
Adeli & Tollen, LLP
인용정보
피인용 횟수 :
32인용 특허 :
165
초록▼
Some embodiments provide a configurable IC that includes several configurable logic circuits for configurably performing computations. The configurable IC also includes several configurable routing circuits for configurably routing signals to and from the logic circuits. In some embodiments, at leas
Some embodiments provide a configurable IC that includes several configurable logic circuits for configurably performing computations. The configurable IC also includes several configurable routing circuits for configurably routing signals to and from the logic circuits. In some embodiments, at least a set of the routing circuits are routing/storage circuits. Each routing/storage circuit has an output and a storage section at the output for controllably storing a signal that the routing/storage circuit produces at the output.
대표청구항▼
We claim: 1. An integrated circuit (IC) comprising: a plurality of configuration data storage elements for receiving and storing configuration data produced outside of the IC; and a plurality of configurable circuits for configurably performing operations based on configuration data, wherein the pl
We claim: 1. An integrated circuit (IC) comprising: a plurality of configuration data storage elements for receiving and storing configuration data produced outside of the IC; and a plurality of configurable circuits for configurably performing operations based on configuration data, wherein the plurality of configurable circuits comprises a set of configurable storage circuits, each configurable storage circuit for receiving, from at least one configuration data storage element, configuration data that controls whether the configurable storage circuit stores signals that the configurable storage circuit receives. 2. The IC of claim 1, wherein the plurality of configurable circuits further comprises a set of configurable logic circuits for configurably performing a set of computations and a set of configurable interconnect circuits for configurably performing a set of connection operations. 3. The IC of claim 2, wherein a signal that is stored by a configurable storage circuit is a signal computed by a first configurable logic circuit during a first clock cycle that is for a logic operation performed by a second configurable logic circuit during a second clock cycle. 4. The IC of claim 3, wherein the first and second configurable logic circuits are reconfigurable logic circuits, wherein the configurable storage element stores the signal and the first and second clock cycles are different reconfiguration sub-cycles. 5. The IC of claim 4, wherein the first and second clock cycles are not two successive reconfiguration sub-cycles. 6. The IC of claim 2, wherein a particular configurable storage circuit is in a feedback path between an input and an output of a configurable interconnect circuit. 7. An integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations based on configuration data, wherein the plurality of configurable circuits comprises a set of configurable storage circuits, each configurable storage circuit for receiving configuration data that controls whether the configurable storage circuit stores signals that the configurable storage circuit receives, wherein the plurality of configurable circuits further comprises a set of configurable logic circuits for configurably performing a set of computations and a set of configurable interconnect circuits for configurably performing a set of connection operations, wherein a particular configurable storage circuit is located at an output stage of a configurable interconnect circuit and configuration data that controls the configurable interconnect circuit also controls the particular configurable storage circuit. 8. The IC of claim 2, wherein a particular configurable storage circuit is located after a configurable interconnect circuit, wherein said configurable interconnect circuit passes a signal to the particular configurable storage circuit. 9. The IC of claim 1, wherein the set of configurable storage circuits comprises a register for a particular configurable storage circuit in the set of configurable storage circuits. 10. An integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations based on configuration data, wherein the plurality of configurable circuits comprises a set of configurable storage circuits, each configurable storage circuit for receiving configuration data that controls whether the configurable storage circuit stores signals that the configurable storage circuit receives, wherein when configuration data of a particular configurable storage circuit causes the particular configurable storage circuit not to store a signal, said signal passes through the particular configurable storage circuit to another configurable circuit during a single clock cycle. 11. The IC of claim 1, wherein when configuration data of a particular configurable storage circuit causes the particular configurable storage circuit to store a signal, said signal also passes through the particular configurable storage circuit to another configurable circuit. 12. An electronic device comprising: an integrated circuit (IC) comprising: a plurality of configuration data storage elements for receiving and storing configuration data produced outside of the IC; and a plurality of configurable circuits for configurably performing operations based on configuration data, wherein a plurality of configurable circuits are configurable storage circuits, each particular configurable storage circuit for receiving, from at least one configuration data storage element configuration data that controls whether the particular configurable storage circuit stores signals that the particular configurable storage circuit receives. 13. The electronic device of claim 12, wherein the plurality of configurable circuits comprises a set of configurable logic circuits for configurably performing a set of computations and a set of configurable interconnect circuits for configurably performing a set of connection operations. 14. The electronic device of claim 13, wherein a signal that is stored by a configurable storage circuit is a signal computed by a first configurable logic circuit during a first clock cycle that is for a logic operation performed by a second configurable logic circuit during a second clock cycle. 15. In an integrated circuit (IC) comprising a plurality of logic and interconnect circuits, a method for configurably storing signals, said method comprising: receiving a signal passing from at least one of a logic and interconnect circuit; receiving configuration data; and storing the signal in a configurable storage when the configuration data has a particular value, wherein the signal is a first signal and wherein receiving the signal comprises configurably selecting the first signal from at least a second output of a second circuit and a third output of a third circuit, wherein receiving the signal further comprises (i) supplying a particular interconnect circuit with the second and third outputs and (ii) configurably selecting the first signal from the second and third outputs using the particular interconnect circuit, wherein the configurable storage is located at an output stage of the particular interconnect circuit. 16. In an integrated circuit (IC) comprising a plurality of logic and interconnect circuits, a method for configurably storing signals, said method comprising: receiving a signal passing from at least one of a logic and interconnect circuit; receiving configuration data; and storing the signal in a configurable storage when the configuration data has a particular value, wherein the signal is a first signal and wherein receiving the signal comprises configurably selecting the first signal from at least a second output of a second circuit and a third output of a third circuit, wherein receiving the signal further comprises (i) supplying a particular interconnect circuit with the second and third outputs and (ii) configurably selecting the first signal from the second and third outputs using the particular interconnect circuit, wherein the configurable storage receives the first signal from an output stage of the particular interconnect circuit. 17. The method of claim 15, wherein storing the signal comprises storing the signal at the configurable storage while the signal passes to at least one other configurable circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (165)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Inoue Kazunari (Hyogo JPX) Fudeyasu Yoshio (Hyogo JPX), Dual port memory effecting transfer of data between a serial register and an arbitrary memory block.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Pugh,Daniel J.; Caldwell,Andrew, Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources.
Ashar Pranav ; Malik Sharad ; Martonosi Margaret ; Zhong Peixin, Implementation of boolean satisfiability with non-chronological backtracking in reconfigurable hardware.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Moore Victor S. (Pompano Beach FL) Veneski Gerard A. (Boca Raton FL) Parker Tony E. (Boca Raton FL) Rhodes ; Jr. Joseph C. (Boca Raton FL) Kraft Wayne R. (Coral Springs FL) Stahl ; Jr. William L. (Co, Microword control system utilizing multiplexed programmable logic arrays.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.