$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Distributed electronic design automation environment 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
  • G06F-003/00
  • G06F-019/00
출원번호 UP-0935749 (2004-09-08)
등록번호 US-7546571 (2009-07-01)
발명자 / 주소
  • Mankin, Richard
  • Potts, Henry
  • Tera, Reddy
출원인 / 주소
  • Mentor Graphics Corporation
대리인 / 주소
    Banner & Witcoff, Ltd.
인용정보 피인용 횟수 : 55  인용 특허 : 66

초록

PCB Logical design data is stored in a database according to a connectivity-based data model. Circuit functional blocks, inputs and outputs of functional blocks, and signals are stored as separate data structures. Those structures may be edited by users at separate clients during concurrent editing

대표청구항

The invention claimed is: 1. A method for editing a printed circuit board (PCB) design, comprising: storing logical design data for a PCB in a database; receiving a request from a first of plural users to begin generating a description of an edit pertaining to one or more elements of the logical de

이 특허에 인용된 특허 (66)

  1. Robertson, William H.; Plymale, James M., Automated method and system for selecting and procuring electronic components used in circuit and chip designs.
  2. Frank, Elof; Braune, Bernd; Knapp, David; Fernandes, Pradeep; Schmidt, Hans-Joachim, Behavioral-synthesis electronic design automation tool business-to-business application service provider.
  3. Takeyama, Hiroji; Itaya, Koichi; Takagi, Miki; Yamazaki, Takehiro, Circuit designing apparatus, circuit designing method and timing distribution apparatus.
  4. McDonald, Duncan R.; Herndon, Matthew, Client-server simulator, such as an electrical circuit simulator provided by a web server over the internet.
  5. Berkowitz David B. (Palo Alto CA) Hao Ming C. (Los Altos CA) Lieu Hung C. (Santa Clara CA) Snow Franklin D. (Saratoga CA), Collaborative computing system using pseudo server process to allow input from different server processes individually a.
  6. Van Huben Gary Alan ; Mueller Joseph Lawrence, Computerized design automation method using a single logical PFVL paradigm.
  7. Habra Rafik R. (Wappingers Falls NY), Concurrent interactive wire editing.
  8. Perry, Jeffrey Robert; Garrison, Martin; Allison, III, Rex L.; Levin, Richard; Gibson, Phil; Sojrani, Vandana A.; Nguyen, Khang; Garrett, Wanda Carol, Creating a PC board (PCB) layout for a circuit in which the components of the circuit are placed in the determined PCB landing areas.
  9. Gary A. Van Huben ; Joseph L. Mueller, Data management interoperability methods for heterogeneous directory structures.
  10. Van Huben Gary Alan ; Mueller Joseph Lawrence, Data management system for file and database management.
  11. Van Huben Gary Alan ; Mueller Joseph Lawrence ; Xiao Steve Yun ; Mak Joyce Chang, Data management system having shared libraries.
  12. Saito,Yoshiyuki; Kiyohara,Tokuzo, Design check system, design check method and design check program.
  13. Koga,Chiaki; Tsuda,Masayuki; Nakayama,Akitsugu, Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development .
  14. Frank,Mark D.; Nelson,Jerimy C.; Bois,Karl J., Differential via pair impedance adjustment tool.
  15. Petunin,Vladimir V.; Pfeil,Charles L.; Starkov,Alexander N.; Natarajan,Venkat; Smith,Edwin Franklin, Distributed autorouting of conductive paths in printed circuit boards.
  16. Nguyen,Tuan; Duck,Anthony Peter; Rawles,Ian; Mair,Thomas; Gray,Robert, Electronics assembly systems customer benefit modeling tools and methods.
  17. Vinciarelli Patrizio ; Foley Jeremiah Noel ; Nowak Scott William ; Skoolicas Charles Steven, Fabrication rules based automated design and manufacturing system and method.
  18. Pedersen Bruce ; Heile Francis B. ; Khalaf Marwan Adel ; Mendel David Wolk, Generation of sub-netlists for use in incremental compilation.
  19. Southgate Timothy J. ; Wenzler Michael, Graphic editor for block diagram level design of circuits.
  20. Mori Yasuharu,JPX ; Kawamura Nobuo,JPX, Index managing method in database managing system.
  21. Dey, Aparna, Intellectual property library management system.
  22. Leslie D. Spruiell ; Robert W. McGuffin ; Bendt H. Sorensen CH; Michael J. Demler, Language controlled design flow for electronic circuits.
  23. Haller Theodore R. (Scotia NY) Welles ; II Kenneth B. (Scotia NY), Locally orientation specific routing system.
  24. Champagne Steven R. (Poughkeepsie NY) Nagelhout Gary J. (Wappingers Falls NY) Zych Peggy C. (Seven Hills OH), Locking and row by row modification of a database stored in a single master table and multiple virtual tables of a plura.
  25. You, Yean-Sang; Kim, Heui-Seog; Chae, Soo-Tae, Management system for automated wire bonding process.
  26. Lin Sharon Sheau-Pyng ; Tseng Ping-Sheng, Memory simulation system and method.
  27. Forrest H. Bennett, III ; John R. Koza, Method and apparatus for automatic synthesis, placement and routing of complex structures.
  28. Kohli,Vikas, Method and apparatus for concurrent engineering and design synchronization of multiple tools.
  29. He,Limin; Yao,So Zen; Deng,Wenyong; Chen,Jing; Chao,Liang Jih, Method and apparatus for scalable interconnect solution.
  30. Foster Gregg S. (Woodside CA) Tou Frederich N. (Cupertino CA), Method and apparatus for synchronously sharing data among computer.
  31. Zizzo, Claudio, Method and system for chip design using remotely located resources.
  32. Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Watkins Daniel R. (Los Altos CA), Method and system for creating, deriving and validating structural description of electronic system from higher level, b.
  33. Robertson, William H.; Plymale, James M., Method and system for facilitating electronic circuit and chip design using remotely located resources.
  34. Cuomo Gennaro A. ; Greco Carmine Fred ; Fraenkel Michael L. ; Nguyen Binh Q. ; Singhal Sandeep K., Method and system for interactive sharing of text in a networked environment.
  35. Chang Amy ; Hsiao Hui-I, Method and system of lock request management in a data processing system having multiple processes per transaction.
  36. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
  37. Van Huben Gary Alan ; Mueller Joseph Lawrence, Method for managing a plurality of data processes residing in heterogeneous data repositories.
  38. Beizer Mordechai M. ; Berg Daniel ; Scullard Rand ; Simha Pradeep R. ; Solomon Mark A., Method of resolving data conflicts in a shared data environment.
  39. Perry, Jeffrey Robert; Garrison, Martin; Allison, III, Rex L.; Levin, Richard; Gibson, Phil; Sojrani, Vandana A.; Nguyen, Khang; Garrett, Wanda Carol; Perzow, John D., Method to perform thermal simulation of an electronic circuit on a network.
  40. Van Huben Gary A. ; Mueller Joseph L., Methods for shared data management in a pervasive computing environment.
  41. Van Huben, Gary A.; Mueller, Joseph L., Modular scalable system for managing data in a heterogeneous environment with generic structure for control repository access transactions.
  42. Shaughnessy Steven T. (Mt. Hermon CA), Multi-user system and methods providing improved file management by reading.
  43. Charles Wu, Object identification and data communication during an object synchronization process.
  44. Singh,Raminderpal, Open system for simulation engines to communicate across multiple sites using a portal methodology.
  45. Chernyak,Alex H.; Gelman,Benjamin; Savransky,Michael; Cherkis,Yanush, PLM-supportive CAD-CAM tool for interoperative electrical and mechanical design for hardware electrical systems.
  46. Pfeil, Charles; Smith, Edwin Franklin, Parallel electronic design automation: distributed simultaneous editing.
  47. Pfeil, Charles; Smith, Edwin Franklin; Petunin, Vladimir; Potts, Henry; Natarajan, Venkat, Parallel electronic design automation: shared simultaneous editing.
  48. Arai,Shuko; Moriguchi,Makoto; Ohno,Hiroshi; Hayashi,Yumiko, Parts design change supporting system, program, and recording medium.
  49. Shimizu Munenori,JPX ; Ichiki Takanobu,JPX ; Kato Motoaki,JPX ; Hayashi Kimiyoshi,JPX ; Sawada Hideki,JPX ; Sato Katsuya,JPX ; Muramatsu Yumi,JPX ; Kochiya Hiroshi,JPX ; Nakagawa Takahiro,JPX ; Iyoda, Parts selection apparatus and parts selection system with CAD function.
  50. Smith Randall B. (Cupertino CA) Waldspurger Carl A. (Norristown PA), Private regions within a shared workspace.
  51. Stevens, Mac; Parent, Yves, Process and apparatus for finding paths through a routing space.
  52. Black, Darryl; Perry, Thomas R.; Glaser, David, Shared database usage in network devices.
  53. Wang Diana Shu-Fan (Trophy Club TX), Synchronous and asynchronous copying of a document into a folder in a target library.
  54. Brathwaite,Nicholas E.; Bommakanti,Ram Gopal; Ganapathy,Visvanathan; Burns,Paul N.; Maddox,Douglas Edward; Durkan,Michael Anthony, System and method for design, procurement and manufacturing collaboration.
  55. Tucker Marvin G. (Mesquite TX) Johnson Richard W. (Dallas TX) Brueggeman Jeffrey T. (Garland TX) Smyth James C. (Plano TX) Dines Carol E. (Wylie TX) Hawiszczak Robert S. (Richardson TX), System and method for determining quality analysis on fabrication and/or assembly design using shop capability data.
  56. Petrie,Joseph; Chery,Yonald; Gray,Matthew; Cacioppo,Christopher; Leonardo,Christopher; Peden,Jeffrey, System and method for integrating electronic transcription systems.
  57. Walters, Don; Foster, Paul; Najibi, Tina, System for electronic circuit characterization, analysis, modeling and plan development.
  58. Kumagai Yoshitomo,JPX, System for segmenting graphic data installed in respective terminal into areas corresponding to terminals and each area.
  59. Saether Christian D. (Seattle WA) Stoppani ; Jr. Peter (Woodinville WA), System of device independent file directories using a tag between the directories and file descriptors that migrate with.
  60. Ramani,Karthik; Ganiji,Aliasgar; Joglekar,Nikhil Vishwanath; Arugundram Hrikrishna Moorthy,Mahendra Babu, Systems and methods for collaborative shape and design.
  61. Mantey,Paul John; Atkinson,John S.; Erickson,Michael John, Systems and methods for ensuring correct connectivity between circuit designs.
  62. Ginter Karl L. ; Shear Victor H. ; Sibert W. Olin ; Spahn Francis J. ; Van Wie David M., Systems and methods for secure transaction management and electronic rights protection.
  63. Araki Hiromi,JPX, Teamwork CAD system and process for teamwork designing.
  64. Lin, I-Liang; Chuang, Chun-Min; Yeh, Yung-I, Thermal data automatic service system.
  65. Bamji Cyrus (Fremont CA) Varadarajan Ravi (Fremont CA), Virtual interface representation of hierarchical symbolic layouts.
  66. Heile Francis B. ; Fairbanks Brent A., Work group computing for electronic design automation.

이 특허를 인용한 특허 (55)

  1. Samadi, Kambiz; Panth, Shreepad A.; Du, Yang, 3D floorplanning using 2D and 3D blocks.
  2. Eryilmaz, Bora, Abstract interface for unified communications with dynamic models.
  3. Eryilmaz, Bora, Abstract interface for unified communications with dynamic models.
  4. DelloStritto, James J.; Ranganna, Navaneeth; Mehta, Sumeet Dipak, Adaptive display for patient monitoring.
  5. Ryan, Patricia A.; Raman, Suri; Anders, Ulrike A.; Giles, Jason D., Automated set-up of a collaborative workspace.
  6. Kumagai, Yoshitomo, CAD apparatus and check support apparatus.
  7. Kumagai, Yoshitomo, CAD apparatus, method, and computer product for designing printed circuit board.
  8. Samadi, Kambiz; Panth, Shreepad A.; Xie, Jing; Du, Yang, Clock distribution network for 3D integrated circuit.
  9. Tercero, Carlos, Communication device.
  10. Bernard, Patrick; Bergan, Sean, Concurrent design process.
  11. Bernard, Patrick; Bergan, Sean; Buzzell, George Malcolm, Concurrent design process.
  12. Bernard, Patrick; Buzzell, George Malcolm; Bergan, Sean; Farmar, Frank X., Concurrent design process.
  13. Antony, George; Berry, Christopher J.; Nigaglioni, Ricardo H.; Rangarajan, Sridhar H.; Saha, Sourav; Singh, Vinay K., Critical region identification.
  14. Xie, Jing; Du, Yang, Data transfer across power domains.
  15. Mohammed, Haneef; Griffin, Jack, Development, programming, and debugging environment.
  16. Sangem, Venkanna; Mandavilli, Srinivas; Akella, Chandra Sekhar, Distributed electronic design automation architecture.
  17. Balasubramanian, Ramakrishnan; Sitaraman, Sriram; Chakravartula, Suman, Efficient provisioning of resources in public infrastructure for electronic design automation (EDA) tasks.
  18. Lee, Cheng-Hsien; Hsu, Shou-Kuo, Electronic device and method of generating composite electrical signals.
  19. Sharoni, Dan, Enabling a user device to access enterprise data.
  20. Durand, Eric; Reymond, Estelle; Fadel, John, Fault support in an emulation environment.
  21. Durand, Eric; Reymond, Estelle; Fadel, John, Fault support in an emulation environment.
  22. Durand, Eric; Reymond, Estelle; Fadel, John, Fault support in an emulation environment.
  23. Durand, Eric; Reymond, Estelle; Fadel, John, Fault support in an emulation environment.
  24. Du, Yang; Xie, Jing; Samadi, Kambiz, Flip-flops in a monolithic three-dimensional (3D) integrated circuit (IC) (3DIC) and related methods.
  25. Arsintescu, George B., Generalized constraint collection management method.
  26. Arsintescu, George B., Generalized constraint collection management method.
  27. Arsintescu, George B., Generalized constraint collection management method.
  28. Wen, Yinghsiang; Yamazaki, Hiroyuki, Information processing apparatus and display processing method.
  29. Giles, Jason D., Managing item access in a collaborative workspace.
  30. Giles, Jason D.; Han, Alixandra M.; Anders, Ulrike A., Managing permissions in a collaborative workspace.
  31. Akselrod, Arkady; Kelkar, Sameer; Starr, Timothy E. W., Method and apparatus for design of a power supply.
  32. Alfieri, Robert A.; Selvanesan, Rajeshwaran; Gharpure, Prasad; Tynefield, Jr., John Douglas, Method and system for automating unit performance testing in integrated circuit design.
  33. Chinnakkonda, Diyanesh; Lyndgaard, Benjamin J.; Mullen, John F.; Richert, Trevor J.; Vang, Ay, Method for fast identification of available reference designators in a design automation system.
  34. Ginetti, Arnold; Tarroux, Gerard; Pic, Jean-Noel; Arnaud, Olivier; Deshpande, Devendra, Methods and systems for enabling concurrent editing of electronic circuit layouts.
  35. Ferguson, Kenneth; Mackie, Kenneth; Lamant, Gilles S. C.; Nair, Sravasti Gupta, Methods and systems for physical hierarchy configuration engine and graphical editor.
  36. Kim, Yonghyun; Han, Yunjung, Mobile terminal and method of sharing additional information on web page.
  37. Sharoni, Dan, Modifying the execution of a native application running on a portable electronic device.
  38. Durand, Eric; Joubert, Christophe; Niquet, Christian; Voirin, Virginie, Monitoring physical parameters in an emulation environment.
  39. Durand, Eric; Joubert, Christophe; Niquet, Christian; Voirin, Virginie, Monitoring physical parameters in an emulation environment.
  40. Durand, Eric; Joubert, Christophe; Niquet, Christian; Voirin, Virginie, Monitoring physical parameters in an emulation environment.
  41. Du, Yang, Monolithic three dimensional integration of semiconductor integrated circuits.
  42. Satou, Ryouta; Maehashi, Takahiko, Multi-board design apparatus, multi-board design method, program and computer-readable recording medium.
  43. Vetter, Stephen J., Printed circuit board fabrication processes and architecture including point-of-use design and fabrication capacity employing additive manufacturing.
  44. Sheng, Xiao-Cheng, Printed circuit board layout system and method thereof.
  45. Nakamura, Satoshi, Processing method of electric information in CAD system, processing device of electric information in CAD system, program and computer-readable storage medium.
  46. Durand, Eric; Brunot, Gregoire; Reymond, Estelle; Buchard, Laurent, Resource remapping in a hardware emulation environment.
  47. Durand, Eric; Brunot, Grégoire; Reymond, Estelle; Buchard, Laurent, Resource remapping in a hardware emulation environment.
  48. Belville, Daniel R.; Carter, Michael K.; Petrowski, Robin R., System and method for the electronic design of collaborative and validated architectures.
  49. Ginetti, Arnold; Pic, Jean-Noel; Berger, Stephane, System and method to drag instance master physical shell.
  50. McCallum, Darcy; Chown, Bill; Thompson, Eric, System design management.
  51. McLean, Ian James, Systems, methods and media for collaborative caching of files in cloud storage.
  52. Durand, Eric; Reymond, Estelle; Buchard, Laurent, Testing in a hardware emulation environment.
  53. Du, Yang, Three-dimensional (3-D) integrated circuits (3DICS) with graphene shield, and related components and methods.
  54. Xie, Jing; Du, Yang, Three-dimensional (3D) memory cell separation among 3D integrated circuit (IC) tiers, and related 3D integrated circuits (3DICS), 3DIC processor cores, and methods.
  55. Xie, Jing; Du, Yang, Three-dimensional (3D) memory cell separation among 3D integrated circuit (IC) tiers, and related 3D integrated circuits (3DICs), 3DIC processor cores, and methods.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로