Methods of forming an electronic device may include forming an under bump seed metallurgy layer on an electronic substrate. A nickel layer may be formed on the under bump seed metallurgy layer so that the under bump seed metallurgy layer is between the nickel layer and the electronic substrate, and
Methods of forming an electronic device may include forming an under bump seed metallurgy layer on an electronic substrate. A nickel layer may be formed on the under bump seed metallurgy layer so that the under bump seed metallurgy layer is between the nickel layer and the electronic substrate, and portions of the under bump seed metallurgy layer may be free of the nickel layer. In addition, a solder layer may be formed on the nickel layer so that the nickel layer is between the solder layer and the under bump seed metallurgy layer. In addition, a copper layer may be formed on the under bump seed metallurgy layer before forming the nickel layer with portions of the under bump seed metallurgy layer being free of the copper layer. Accordingly, the under bump seed metallurgy layer may be between the copper layer and the electronic substrate, and the copper layer may be between the under bump seed metallurgy layer and the nickel layer. Related structures are also discussed.
대표청구항▼
That which is claimed is: 1. A method of forming an electronic device, the method comprising: forming an under bump seed metallurgy layer on an electronic substrate; forming a nickel layer having a thickness of at least 1 μm (micrometer) on the under bump seed metallurgy layer so that the unde
That which is claimed is: 1. A method of forming an electronic device, the method comprising: forming an under bump seed metallurgy layer on an electronic substrate; forming a nickel layer having a thickness of at least 1 μm (micrometer) on the under bump seed metallurgy layer so that the under bump seed metallurgy layer is between the nickel layer and the electronic substrate, wherein portions of the under bump seed metallurgy layer are free of the nickel layer; and forming a lead free solder layer on the nickel layer so that the nickel layer is between the solder layer and under bump seed metallurgy layer. 2. A method according to claim 1 further comprising: before forming the nickel layer, forming a plating mask on the under bump seed metallurgy layer wherein portions of the under bump seed metallurgy layer are exposed through the plating mask, wherein forming the nickel layer comprises plating the nickel layer on the portions of the under bump seed metallurgy layer exposed through the plating mask, and wherein forming the solder layer comprises plating the solder layer on the nickel layer. 3. A method according to claim 2 further comprising: before forming the nickel layer, plating a copper layer having a thickness of at least 5 μm (micrometer) on the portions of the under bump seed metallurgy layer exposed through the plating mask so that the copper layer is between the nickel layer and the under bump seed metallurgy layer. 4. A method according to claim 2 further comprising: after forming the solder layer, removing the plating mask; and after removing the plating mask, removing portions of the under bump seed metallurgy layer free of the nickel layer. 5. A method according to claim 1 wherein the nickel layer has a thickness in the range of about 1.5 μm (micrometer) to about 5 μm (micrometer). 6. A method according to claim 1 wherein the nickel layer has a thickness in the range of about 1 μm (micrometer) to about 5 μm (micrometer). 7. A method according to claim 1 further comprising: before forming the nickel layer, forming a copper layer on the under bump seed metallurgy layer so that the under bump seed metallurgy layer is between the copper layer and the electronic substrate, wherein portions of the under bump seed metallurgy layer are free of the copper layer, and wherein the copper layer is between the nickel layer and the under bump seed metallurgy layer. 8. A method according to claim 7 wherein the copper layer has a thickness greater than about 5 μm (micrometer). 9. A method according to claim 7 wherein the nickel layer has a thickness in the range of about 1 μm (micrometer) to about 5 μm (micrometer). 10. A method according to claim 1 wherein the solder layer comprises tin and at least one of silver, bismuth, copper, indium, antimony, gold, and/or zinc. 11. A method according to claim 10 wherein a weight percent of tin in the solder layer is greater than about 95 weight percent. 12. A method according to claim 1 wherein forming the solder layer comprises forming a first layer of tin and forming a second layer of silver, bismuth, copper, indium, antimony, gold, and/or zinc. 13. A method according to claim 12 wherein the first layer is between the second layer and the nickel layer. 14. A method according to claim 12 wherein the first layer of tin is greater than about 95 weight percent of the solder layer. 15. A method according to claim 12 further comprising: after forming the solder layer, heating the first and second layers to provide an alloy thereof. 16. A method according to claim 15 wherein heating the first and second layers comprises heating the first and second layers to a temperature that is less than a melting temperature of at least one of the first and/or second layers. 17. A method according to claim 15 wherein heating the first and second layers comprises heating the first and second layers to a temperature that is less than a melting temperature of one of the first and second layers and greater than a melting temperature of the other of the first and second layers. 18. A method according to claim 15 wherein heating the first and second layers comprises heating the first and second layers to a temperature that is less than a melting temperature of either of the first and second layers. 19. A method according to claim 18 wherein heating the first and second layers comprises heating the first and second layers to a temperature above a melting temperature of the alloy thereof. 20. A method according to claim 1 wherein forming the under bump seed metallurgy layer comprises: forming an adhesion layer on the electronic substrate; and forming a conduction layer on the adhesion layer, wherein the adhesion layer is between the conduction layer and the electronic substrate, and wherein the adhesion layer and the conduction layer comprise different materials. 21. A method according to claim 20 wherein the adhesion layer comprises Ti (titanium), TiW (titanium-tungsten), TiN (titanium nitride), and/or Cr (chromium). 22. A method according to claim 20 wherein the conduction layer comprises Cu (copper), Ag (silver), and/or Au (gold). 23. A method according to claim 1 wherein forming the solder layer comprises: plating a first portion of the solder layer in a plating bath including first and second plating metals using a first plating voltage and/or current so that the first portion of the solder layer has a first concentration of the first plating metal; and plating a second portion of the solder layer in the plating bath including the first and second plating metals using a second plating voltage and/or current so that the second portion of the solder layer has a second concentration of the first plating metal different than the first concentration. 24. A method of forming an electronic device, the method comprising: forming an under bump seed metallurgy layer on an electronic substrate; forming a nickel layer having a thickness of at least 1 μm on the under bump seed metallurgy layer so that the under bump seed metallurgy layer is between the nickel layer and the electronic substrate, wherein portions of the under bump seed metallurgy layer are free of the nickel layer; forming a lead free solder layer on the nickel layer so that the nickel layer is between the solder layer and under bump seed metallurgy layer; and after forming the lead free solder layer, removing portions of the under bump seed metallurgy layer free of the nickel layer. 25. A method according to claim 24 wherein the under bump seed metallurgy layer includes an adhesion layer comprising a first metal and a conduction layer comprising a second metal, wherein the adhesion layer is between the conduction layer and the electronic substrate, and wherein the first and second metals are different. 26. A method according to claim 25 wherein the first metal comprises Ti (titanium), TiW (titanium-tungsten), TiN (titanium nitride), and/or Cr (chromium), and wherein the second metal comprises Cu (copper), Ag (silver), and/or Au (gold). 27. A method according to claim 24 further comprising: before forming the nickel layer, forming a copper layer having a thickness of at least 5μm on the under bump seed metallurgy layer so that the copper layer is between the nickel layer and the under bump seed metallurgy layer, wherein portions of the under bump seed metallurgy layer are free of the copper layer. 28. A method according to claim 24 further comprising: after removing portions of the under bump seed metallurgy layer, reflowing the lead free solder layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (169)
Walters Richard (58 Leandre St. Manchester NH 03102), Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position.
Hileman Vince (San Jose CA) Kitlas Kenneth (San Jose CA) Willis Clifford B. (Tracy CA), Card guide with groove having a base portion and ramped portion which restrains an electronic card.
Gardner David A. (Essex Jct. VT) Ryan James G. (Essex Jct. VT) Schaefer Joseph G. (Berkshire VT) Walton Erick G. (So. Burlington VT), Chromium-titanium alloy.
Merritt Scott Andrew ; Heim Peter John Schultz ; Dagenais Mario, Controlled solder interdiffusion for high power semiconductor laser diode die bonding.
Datta, Madhav; Emory, Dave; Joshi, Subhash M.; Menezes, Susanne; Suh, Doowon, Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same.
Nobuaki Hashimoto JP, Electronic component and semiconductor device, method of making the same and method of mounting the same, circuit board, and electronic instrument.
Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
Jones, Curtis Grant; Rogers, William Boyd; Rinne, Glenn A., Electroplating methods including maintaining a determined electroplating voltage and related systems.
Pepe Angel A. (Irvine CA) Reinker David M. (Rancho Santa Margarita CA) Minahan Joseph A. (Simi Valley CA), Fabrication of dense parallel solder bump connections.
Chu Richard C. (Poughkeepsie NY) Gupta Omkarnath R. (Poughkeepsie NY) Hwang Un-Pah (Poughkeepsie NY) Simons Robert E. (Poughkeepsie NY), Gas encapsulated cooling module.
Christophorou Loucas G. (Oak Ridge TN) James David R. (Knoxville TN) Pace Marshall O. (Knoxville TN) Pai Robert Y. (Concord TN), Gaseous insulators for high voltage electrical equipment.
Fassbender Charles J. (Poway CA) Tustaniwskyj Jerry I. (Mission Viejo CA) Vora Harshadrai (Poway CA), High density chip stack having a zigzag-shaped face which accommodates connections between chips.
Ellerson James V. (Endicott NY) Funari Joseph (Vestal NY) Varcoe Jack A. (Endwell NY), Interconnection of a carrier substrate and a semiconductor device.
Behun John R. (Poughkeepsie NY) Call Anson J. (Poughkeepsie NY) Cappo Francis F. (Wappingers Falls NY) Cole Marie S. (Wappingers Falls NY) Hoebener Karl G. (Georgetown TX) Klingel Bruno T. (Hopewell , Interconnection structure and test method.
Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL) Crane Jacob (Woodbridge CT) Pasqualoni Anthony M. (New Haven CT) Smith Edward F. (Madison CT), Metal electronic package.
Datta Madhav ; Kanarsky Thomas Safron ; Pike Michael Barry ; Shenoy Ravindra Vaman, Metallic interconnect pad, and integrated circuit structure using same, with reduced undercut.
Sharma Ravinder K. (Mesa AZ) Geyer Harry J. (Phoenix AZ) Mitchell Douglas G. (Tempe AZ), Metallization scheme providing adhesion and barrier properties.
Le Meau Michel (Saint Georges FRX) Boiteau Jean-Pierre (Villeveque FRX) Vernon Jean-Yves (Avrille FRX), Method and apparatus for soldering elements on the corresponding pads of a wafer, in particular a wafer having high-dens.
Lakritz, Mark N.; Ordonez, Jose; Tubiola, Peter J., Method for forming elongated solder connections between a semiconductor device and a supporting substrate.
Carlos J. Sambucetti ; Daniel C. Edelstein ; John G. Gaudiello ; Judith M. Rubino ; George Walker, Method for preparing a conductive pad for electrical connection and conductive pad formed.
Koopman Nicholas G. (Raleigh NC) Rinne Glenn A. (Cary NC) Turlik Iwona (Raleigh NC) Yung Edward K. (Carrboro NC), Method of forming differing volume solder bumps.
Agarwala Birendra N. (Hopewell Junction NY) Ahsan Aziz M. (Hopewell Junction NY) Bross Arthur (Poughkeepsie NY) Chadurjian Mark F. (Essex Junction VT) Koopman Nicholas G. (Hopewell Junction NY) Lee L, Method of forming dual height solder interconnections.
Mones Arthur H. (Phoenix AZ) Sartell Jack A. (Bloomington MN) Kardashian Vahram S. (Plymouth MN), Method of forming solder bump terminals on semiconductor elements.
Bitaillou Alexis (Bretigny sur Orge FRX) Grandguillot Michel (Verrieres le Buisson FRX), Method of forming solder terminals for a pinless ceramic module.
Altman Leonard F. (Coral Springs FL) Flaugher Jill L. (Margate FL) Suppelsa Anthony B. (Coral Springs FL) Mullen ; III William B. (Boca Raton FL), Method of making high density solder bumps and a substrate socket for high density solder bumps.
Kitayama Yoshifumi,JPX ; Mori Kazuhiro,JPX ; Saeki Keiji,JPX ; Akiguchi Takashi,JPX, Method of packaging electronic chip component and method of bonding of electrode thereof.
Glenn A. Rinne, Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles.
Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
Malhi Satwinder (Garland TX) Bean Kenneth E. (Celina TX) Driscoll Charles C. (Richardson TX) Chatterjee Pallab K. (Dallas TX), Orthogonal chip mount system module and method.
Juskey ; Jr. Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Suppelsa Anthony B. (Coral Springs FL), Pad grid array for receiving a solder bumped chip carrier.
LoVasco Francis (Roxbury Township NJ) Oien Michael A. (Chatham Township ; both of Morris County NJ), Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate.
Mandal Robert P. (Saratoga CA), Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein.
Heitzmann Michel (Crolles FRX) Lajzerowicz Jean (Meylan FRX) LaPorte Philippe (Sassenage FRX), Process for etching and depositing integrated circuit interconnections and contacts.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Crafts Douglas E. (San Jose CA) Murali Venkatesan (San Jose CA) Lee Caroline S. (Fresh Meadows NY), Process for single mask C4 solder bump fabrication.
Owyang King (Baldwinsville NY) Stein ; deceased Leonard (late of Dewitt NY by Vera Stein ; executrix), Semiconductor device with built-up low resistance contact.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structures including a titanium barrier layer.
Agarwala Birendra N. (Hopewell Junction NY) Ahsan Aziz M. (Hopewell Junction NY) Bross Arthur (Poughkeepsie NY) Chadurjian Mark F. (Essex Junction VT) Koopman Nicholas G. (Hopewell Junction NY) Lee L, Solder mass having conductive encapsulating arrangement.
Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Beckenbaugh William M. (Barrington IL) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming a solder bump on a circuit trace intersection.
Moore Kevin D. (Schaumburg) Stafford John W. (St. Charles) Beckenbaugh William M. (Barrington) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming solder-bumped terminals.
Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
Abrami Anthony J. (Poughkeepsie NY) Arienzo Maurizio (Chappaqua NY) DiGiacomo Giulio (Hopewell Junction NY) Gaudenzi Gene J. (Purdys NY) McLaughlin Paul V. (Rhinebeck NY), Temperature controlled multi-layer module.
Kang Sung K. (Chappaqua NY) Palmer Michael J. (Walden NY) Reiley Timothy C. (Los Gatos CA) Topa Robert D. (Binghamton NY), Thermocompression bonding in integrated circuit packaging.
Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
Gandhi, Jaspreet S., Methods of forming semiconductor device assemblies and interconnect structures, and related semiconductor device assemblies and interconnect structures.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.