A process for producing metal nitride thin films comprising doping the metal nitride thin films by atomic layer deposition (ALD) with silicon or boron or a combination thereof. The work function of metal nitride thin films, which are used in metal electrode applications, can efficiently be tuned.
대표청구항▼
We claim: 1. A process for producing a boron or silicon doped metal nitride thin film on a substrate in a reaction chamber by atomic layer deposition, the process comprising at least one ALD cycle in which the following steps are performed in order: providing a first vapor phase reactant pulse comp
We claim: 1. A process for producing a boron or silicon doped metal nitride thin film on a substrate in a reaction chamber by atomic layer deposition, the process comprising at least one ALD cycle in which the following steps are performed in order: providing a first vapor phase reactant pulse comprising a metal precursor into the reaction chamber to form no more than about a single molecular layer of the metal precursor on the substrate; removing excess first reactant from the reaction chamber; providing a second vapor phase reactant pulse comprising a nitrogen precursor to the reaction chamber such that the nitrogen precursor reacts with the metal precursor on the substrate; removing excess second reactant and any reaction by-products from the reaction chamber; providing a third vapor phase reactant pulse comprising a silicon or boron precursor to the reaction chamber; removing excess third reactant and any reaction by-products from the reaction chamber; providing a fourth vapor phase reactant pulse comprising a nitrogen precursor to the reaction chamber; and removing excess fourth reactant and any reaction by-products from the reaction chamber. 2. The process according to claim 1, wherein the second vapor phase reactant and fourth vapor phase reactant comprise NH3. 3. The process according to claim 1, wherein the second vapor phase reactant and fourth vapor phase reactant both comprise nitrogen and hydrogen containing plasma. 4. The process according to claim 1, wherein the fourth vapor phase reactant is hydrogen containing plasma. 5. The process according to claim 1, comprising using as a precursor of silicon or boron a compound according to formula I R1pAXq I wherein A stands for silicon or boron; R1 stands for an organic ligand bonded to A by a carbon-A bond; X stands for a halogen; q is an integer having a value in the range from 1 to the valence of A; and p is an integer having a value in the range from 0 to q-1. 6. The process according to claim 5, comprising using a compound of formula I, wherein q has a value in the range from 2 to the valence of A, and X is selected from the group of chloro, bromo, iodo and fluoro. 7. The process according to claim 5, comprising using a compound of formula I, wherein p is greater than zero, and wherein R1 is selected from the group of: linear or branched C1-C20 alkyl or alkenyl groups; halogenated alkyl or alkenyl groups, wherein at least one hydrogen atom is replaced with a fluorine, chlorine, bromine or iodine atom; carbocyclic groups; and heterocyclic groups. 8. The process according to claim 5, comprising using a compound selected from the group of SiCl4 and BCl3 as the precursor of silicon or boron. 9. The process according to claim 5, wherein the fourth vapor phase reactant pulse is introduced into the reactor over a time interval which is 2 to 20 times longer than the time interval for the introduction of the second vapor phase reactant pulse. 10. The process according to claim 1, wherein the metal precursor is selected from precursors of niobium, tantalum, titanium, tungsten and molybdenum and mixtures thereof. 11. The process according to claim 10, wherein the metal precursor is a chloride compound of the metal. 12. The process according to claim 1, wherein the substrate is maintained at a temperature of 300-500° C. 13. A method of fabricating a semiconductor device, comprising depositing a gate dielectric layer over a semiconductor substrate; forming a gate electrode comprising a lower part and an upper part over the gate dielectric layer, the gate dielectric layer and the gate electrode forming a gate stack; and tuning the overall electronegativity of the lower part of the gate electrode to provide a desired work function of the gate stack, wherein at least the lower part of the gate electrode is formed by an atomic layer deposition (ALD) type process comprising one or more deposition cycles, each cycle comprising a sequence of alternating and repeated exposure of the substrate to two or more different reactants to form an elemental metal film or a compound film of at least binary composition, and wherein the work function of the lower part of the electrode is tuned by adjusting the deposition cycles by introducing at least one pulse of a precursor of silicon or boron or a combination thereof in selected deposition cycles, wherein the precursor of silicon or boron is a compound having the formula I R1pAXq I wherein A stands for silicon or boron; R1 stands for an organic ligand bonded to A by a carbon-A bond; X stands for halogen; q is an integer having a value in the range from 1 to the valence of A; and p is an integer having a value in the range from 0 to q-1. 14. The process according to claim 13, comprising using a compound selected from the group of SiCl4 and BCl3 as the precursor of silicon or boron. 15. A process for producing metal nitride thin films having enhanced barrier properties, comprising doping the metal nitride thin films with silicon or boron or a combination thereof by an atomic layer deposition (ALD) type process using as a precursor of silicon or boron a compound having the formula I R1pAXq I wherein A stands for silicon or boron; R1 stands for an organic ligand bonded to A by a carbon-A bond; X stands for halogen; q is an integer having a value in the range from 1 to the valence of A; and p is an integer having a value in the range from 0 to q-1, wherein the atomic layer deposition process comprises multiple metal deposition cycles and multiple dopant deposition cycles, wherein a metal deposition cycle comprises: providing a vapor phase reactant pulse comprising a metal precursor into the reaction chamber to form no more than about a single molecular layer of the metal precursor on the substrate; and providing a vapor phase reactant pulse comprising a nitrogen precursor to the reaction chamber such that the nitrogen reacts with the metal precursor on the substrate; wherein a dopant deposition cycle comprises: providing a vapor phase reactant pulse comprising a silicon or boron precursor of the formula (I) into the reaction chamber to form no more than about a single molecular layer of the silicon or boron precursor on the substrate; and providing a vapor phase reactant pulse comprising a nitrogen precursor to the reaction chamber such that the nitrogen reacts with the silicon or boron precursor on the substrate; wherein at least one dopant deposition cycle immediately follows a metal deposition cycle, and wherein the metal deposition cycle and dopant deposition cycle are repeated until a thin film of the desired composition and thickness is formed. 16. The process according to claim 15, comprising using a compound selected from the group of SiCl4 and BCl3 as the precursor of silicon or boron. 17. An atomic layer deposition type process for producing doped metal nitride thin films for electrodes in capacitor structures, comprising doping the metal nitride thin films using precursors of silicon or boron or a combination thereof, said precursors having the formula I R1pAXq I wherein A stands for silicon or boron; R1 stands for an organic ligand bonded to A by a carbon-A bond; X stands for halogen; q is an integer having a value in the range from 1 to the valence of A; and p is an integer having a value in the range from 0 to q-1 wherein the atomic layer deposition process comprises multiple metal deposition cycles and multiple dopant deposition cycles, wherein a metal deposition cycle comprises: alternately and sequentially providing a vapor phase reactant pulse comprising a metal precursor and a vapor phase reactant pulse comprising a nitrogen precursor to the reaction chamber; wherein a dopant deposition cycle comprises: alternately and sequentially providing a vapor phase reactant pulse comprising a silicon or boron precursor of the formula (I) and a vapor phase reactant pulse comprising a nitrogen precursor to the reaction chamber; wherein at least one dopant deposition cycle immediately follows a metal deposition cycle, and wherein the metal deposition cycle and dopant deposition cycle are repeated until a thin film of the desired composition is formed. 18. The method of claim 15, wherein the vapor phase reactant pulse comprising nitrogen in the dopant deposition cycle is introduced into the reactor over a time interval which is 2 to 20 times longer than the time interval for the vapor phase reactant pulse comprising nitrogen in the metal deposition cycle. 19. The process according to claim 17, comprising using a compound selected from the group of SiCl4 and BCl3 as a precursor of silicon or boron. 20. The method of claim 17, wherein the metal precursor comprises niobium, tantalum, titanium, tungsten and molybdenum.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (93)
Shekhar Pramanick ; John A. Iacoponi, Alloy barrier layers for semiconductors.
Visokay, Mark Robert; Rotondaro, Antonio Luis Pacheco; Colombo, Luigi, Bilayer deposition to avoid unwanted interfacial reactions during high K gate dielectric processing.
Kai-Erik Elers FI; Suvi P. Haukka FI; Ville Antero Saanila FI; Sari Johanna Kaipio FI; Pekka Juha Soininen FI, Deposition of transition metal carbides.
Edelstein Daniel C. ; Dalton Timothy J. ; Gaudiello John G. ; Krishnan Mahadevaiyer ; Malhotra Sandra G. ; McGlashan-Powell Maurice ; O'Sullivan Eugene J. ; Sambucetti Carlos J., Dual etch stop/diffusion barrier for damascene interconnects.
Buchanan, Douglas A.; Callegari, Alessandro C.; Gribelyuk, Michael A.; Jamison, Paul C.; Neumayer, Deborah Ann, High mobility FETS using A1203 as a gate oxide.
Chau Robert S. (Beaverton OR) Fraser David B. (Danville CA) Cadien Kenneth C. (Portland OR) Raghavan Gopal (Mountain View CA) Yau Leopoldo D. (Portland OR), MOS transistor having a composite gate electrode and method of fabrication.
Satta, Alessandra; Maex, Karen; Elers, Kai-Erik; Saanila, Ville Antero; Soininen, Pekka Juha; Haukka, Suvi P., Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
Kelly Michael A. (121 Erica Way Portola Valley CA 94028), Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its.
Chau Robert S. ; Fraser David B. ; Cadien Kenneth C. ; Raghavan Gopal ; Yau Leopoldo D., Method of frabricating a MOS transistor having a composite gate electrode.
Pekka J. Soininen FI; Kai-Erik Elers FI; Suvi Haukka FI, Method of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH.
Hirota Toshiyuki (Tokyo JPX) Honma Ichirou (Tokyo JPX) Watanabe Hirohito (Tokyo JPX) Zenke Masanobu (Tokyo JPX), Method of making a semiconductor integrated circuit device having a capacitor with a porous surface of an electrode.
Park, Dae Gyu; Cha, Tae Ho; Jang, Se Aug; Cho, Heung Jae; Kim, Tae Kyun; Lim, Kwan Yong; Yeo, In Seok; Park, Jin Won, Method of manufacturing semiconductor devices with titanium aluminum nitride work function.
Wenhe Lin SG; Mei-Sheng Zhou SG; Kin Leong Pey SG; Simon Chooi SG, Methods to form dual metal gates by incorporating metals and their conductive oxides.
Ajit P. Paranjpe ; Mehrdad M. Moslehi ; Boris Relja ; Randhir S. Bubber ; Lino A. Velo ; Thomas R. Omstead ; David R. Campbell, Sr. ; David M. Leet ; Sanjay Gopinath, Microelectronic interconnect material with adhesion promotion layer and fabrication method.
Foster Robert F. (Phoenix AZ) Hillman Joseph T. (Scottsdale AZ) Arora Rikhit (Mesa AZ), Plasma enhanced chemical vapor deposition of titanium nitride using ammonia.
Stephen N. Vaughn ; Peter G. Ham ; Keith H. Kuechler, Process to control conversion of C4+ and heavier stream to lighter products in oxygenate conversion reactions.
Matsuo Mie,JPX ; Okano Haruo,JPX ; Hayasaka Nobuo,JPX ; Suguro Kyoichi,JPX ; Miyajima Hideshi,JPX ; Wada Jun-ichi,JPX, Semiconductor device having a metal film formed in a groove in an insulating film.
Isik C. Kizilyalli ; Ranbir Singh ; Lori Stirling, Semiconductor device having a metal gate with a work function compatible with a semiconductor device.
Masayuki Shimizu JP, Semiconductor device having fluorined insulating film and reduced fluorine at interconnection interfaces and method of manufacturing the same.
Gardner Mark I. ; Fulford H. Jim ; May Charles E. ; Hause Fred ; Kwong Dim-Lee, Semiconductor device having metal gate electrode and titanium or tantalum nitride gate dielectric barrier layer and process of fabrication thereof.
Nguyen Tue ; Charneski Lawrence J. ; Evans David R. ; Hsu Sheng Teng, System and method of selectively cleaning copper substrate surfaces, in-situ, to remove copper oxides.
Akatsu Hiroyuki ; Dokumaci Omer H. ; Hegde Suryanarayan G. ; Li Yujun ; Rengarajan Rajesh,DEX ; Ronsheim Paul A., Ultra-shallow junction dopant layer having a peak concentration within a dielectric layer.
den Hartog Besselink, Edwin; Garssen, Adriaan; Dirkmaat, Marco, Cassette holder assembly for a substrate cassette and holding member for use in such assembly.
Pore, Viljami; Knaepen, Werner; Jongbloed, Bert; Pierreux, Dieter; Van Aerde, Steven R. A.; Haukka, Suvi; Fukuzawa, Atsuki; Fukuda, Hideaki, Method and apparatus for filling a gap.
Cheng, Kangguo; Adam, Thomas N.; Khakifirooz, Ali; Reznicek, Alexander, Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts.
Cheng, Kangguo; Doris, Bruce B.; Khakifirooz, Ali; Shahidi, Ghavam, Method and structure for forming on-chip high quality capacitors with ETSOI transistors.
Cheng, Kangguo; Doris, Bruce B.; Khakifirooz, Ali; Shahidi, Ghavam, Method and structure for forming on-chip high quality capacitors with ETSOI transistors.
Zaitsu, Masaru; Kobayashi, Nobuyoshi; Kobayashi, Akiko; Hori, Masaru; Kondo, Hiroki; Tsutsumi, Takayoshi, Method of cyclic dry etching using etchant film.
Knaepen, Werner; Maes, Jan Willem; Jongbloed, Bert; Kachel, Krzysztof Kamil; Pierreux, Dieter; De Roest, David Kurt, Method of forming a structure on a substrate.
Lee, Choong Man; Yoo, Yong Min; Kim, Young Jae; Chun, Seung Ju; Kim, Sun Ja, Method of forming metal interconnection and method of fabricating semiconductor apparatus using the method.
Park, Sang Hee; Hwang, Chi Sun; Chu, Hye Yong; Lee, Jeong Ik, Method of manufacturing P-type ZnO semiconductor layer using atomic layer deposition and thin film transistor including the P-type ZnO semiconductor layer.
Park, Sang Hee; Hwang, Chi Sun; Chu, Hye Yong; Lee, Jeong Ik, Method of manufacturing P-type ZnO semiconductor layer using atomic layer deposition and thin film transistor including the P-type ZnO semiconductor layer.
Chun, Seung Ju; Yoo, Yong Min; Choi, Jong Wan; Kim, Young Jae; Kim, Sun Ja; Lim, Wan Gyu; Min, Yoon Ki; Lee, Hae Jin; Yoo, Tae Hee, Method of processing a substrate and a device manufactured by using the method.
Raisanen, Petri; Givens, Michael Eugene, Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures.
Xie, Qi; de Roest, David; Woodruff, Jacob; Givens, Michael Eugene; Maes, Jan Willem; Blanquart, Timothee, Source/drain performance through conformal solid state doping.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.