Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-007/38
H03K-019/173
출원번호
UP-0963771
(2007-12-21)
등록번호
US-7570077
(2009-08-24)
발명자
/ 주소
Redgrave, Jason
출원인 / 주소
Tabula Inc.
대리인 / 주소
Adeli & Tollen LLP
인용정보
피인용 횟수 :
24인용 특허 :
189
초록▼
Some embodiments provide a circuit for accessing stored data in a configurable IC that includes several configurable circuits. The IC also includes several storage circuits. Each storage circuit has (1) several storage elements for storing data for the configurable circuits, and (2) output circuitry
Some embodiments provide a circuit for accessing stored data in a configurable IC that includes several configurable circuits. The IC also includes several storage circuits. Each storage circuit has (1) several storage elements for storing data for the configurable circuits, and (2) output circuitry for outputting data stored in the storage elements. The output circuitry includes a first set of interconnects for receiving at least a first repeating periodic signal and for periodically outputting data from at least two storage elements to the configurable circuits.
대표청구항▼
I claim: 1. An integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations based on configuration data; and a plurality of storage circuits, each particular storage circuit comprising: (i) a stacked array of storage elements storing configuration
I claim: 1. An integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations based on configuration data; and a plurality of storage circuits, each particular storage circuit comprising: (i) a stacked array of storage elements storing configuration data, (ii) a set of sense amplifiers for reading the configuration data stored in the stacked array of storage elements, and (iii) a set of interconnect circuits for selectively outputting configuration data read from a particular set of the storage elements to at least one configurable circuit based on a repeating periodic signal. 2. The IC of claim 1, wherein the stacked array comprises a row-column arrangement of the storage elements. 3. The IC of claim 2, wherein the configuration data of the particular set of the storage elements comprises configuration data of a row of storage elements within the stacked array. 4. The IC of claim 2, wherein the set of interconnect circuits are a first set of interconnect circuits, each particular storage circuit further comprising a second set of interconnect circuits arranged according to the row-column arrangement of the storage elements, wherein the second set of interconnect circuits periodically selects sets of data from the plurality of storage elements to be read by the sense amplifiers. 5. The IC of claim 4, wherein the repeating periodic signal is a first periodic signal, wherein the second set of interconnect circuits periodically selects sets of data from the plurality of storage elements to supply to the set of sense amplifiers based on a second periodic signal. 6. The IC of claim 5, wherein at least two interconnect circuits of the second set of interconnect circuits receive the second periodic signal with the same frequency but a different phase offset. 7. The IC of claim 1, wherein each storage element stores the configuration data at a reduced voltage that is less than an operating voltage of the IC, wherein the set of sense amplifiers level convert the reduced voltage to the operating voltage of the IC before outputting said configuration data to the at least one configurable circuit. 8. A method comprising: storing configuration data for at least one particular configurable circuit of an integrated circuit (IC) within a plurality of storage elements of a particular storage circuit; periodically selecting sets of configuration data from the plurality of storage elements to output from the particular storage circuit based on a repeating periodic signal; and passing the periodically selected configuration data through a sense amplifier before passing said configuration data to configure the particular configurable circuit of the integrated circuit (IC). 9. The method of claim 8, wherein the particular storage circuit comprises a set of interconnect circuits associated with the plurality of storage elements, the method further comprising receiving the repeating periodic signal at the interconnect circuits, said repeating periodic signal for alternatively enabling particular interconnect circuits to output configuration data from associated storage elements. 10. The method of claim 8, wherein the particular storage circuit comprises an output circuit for receiving the repeating periodic signal and for receiving configuration data from at least two storage elements, the method further comprising: from the output circuit, outputting a particular configuration data from the configuration data of the at least two storage elements based on the repeating periodic signal. 11. The method of claim 8 further comprising: amplifying signals of the configuration data using the sense amplifier before passing said configuration data to the particular configurable circuit. 12. The method of claim 8, wherein passing said configuration data comprises receiving the periodically selected sets of configuration data at a reduced voltage that is less than the operating voltage of the IC and passing the configuration data at a voltage that is the operating voltage of the IC. 13. An integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations; and a plurality of storage circuits, each storage circuit comprising (i) a plurality of storage elements for storing data, (ii) a set of interconnect circuits for periodically selecting sets of data from the plurality of storage elements based on a repeating periodic signal, and (iii) a set of sensing circuits for sensing the periodically selected sets of data before passing said data to facilitate operations of at least one configurable circuit. 14. The IC of claim 13, wherein the data stored within the storage elements comprises configuration data for configuring the configurable circuit to perform a set of logic computations. 15. The IC of claim 13, wherein the data stored within the storage elements comprises data used by the configurable circuit. 16. The IC of claim 13, wherein the repeating periodic signal is a first periodic signal, wherein each storage circuit further comprises an output circuit for outputting the sensed data to the configurable circuit based on a second periodic signal that is faster than the first periodic signal. 17. The IC of claim 16, wherein the first periodic signal operates at a first rate, the second periodic signal operates at a second rate that is faster than the first rate, and the output circuit outputs configuration data at a third rate that is faster than the first and second rates. 18. The IC of claim 13, wherein each set of sensing circuits comprises a pair of cross coupled transistors. 19. An electronic device comprising: an integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations based on configuration data; and a plurality of storage circuits, each particular storage circuit comprising: (i) a stacked array of storage elements storing configuration data, (ii) a set of sense amplifiers for reading the configuration data stored in the stacked array of storage elements, and (iii) a set of interconnect circuits for selectively outputting configuration data read from a particular set of the storage elements to at least one configurable circuit based on a repeating periodic signal. 20. The electronic device of claim 19, wherein the stacked array comprises a row-column arrangement of the storage elements. 21. The electronic device of claim 20, wherein the set of interconnect circuits is a first set of interconnect circuits, each particular storage circuit further comprising a second set of interconnect circuits that are arranged according to the row-column arrangement of the storage elements. 22. The electronic device of claim 21, wherein the repeating periodic signal is a first repeating periodic signal, wherein the second set of interconnect circuits periodically selects sets of data from the plurality of storage elements to supply to the set of sense amplifiers based on a second repeating periodic signal. 23. An electronic device comprising: an integrated circuit (IC) comprising: a plurality of configurable circuits for configurably performing operations; and a plurality of storage circuits, each storage circuit comprising (i) a plurality of storage elements for storing configuration data, (ii) a set of interconnect circuits for periodically selecting sets of configuration data from the plurality of storage elements based on a repeating periodic signal, and (iii) a set of sensing circuits for sensing the periodically selected sets of configuration data before passing said data to facilitate operations of at least one configurable circuit. 24. The electronic device of claim 23, wherein the repeating periodic signal is a first periodic signal, wherein each storage circuit further comprises an output circuit for outputting the sensed data to the configurable circuit based on a second periodic signal that is faster than the first periodic signal.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (189)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Inoue Kazunari (Hyogo JPX) Fudeyasu Yoshio (Hyogo JPX), Dual port memory effecting transfer of data between a serial register and an arbitrary memory block.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Kant,Shree; Tam,Kenway; Kongetira,Poonacha P.; Lin,Yuan Jung D; Liu,Zhen W.; Aingaran,Kathirgamar, Efficient method of data transfer between register files and memories.
Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Ghia, Atul V.; Vadi, Vasisht M.; Bekele, Adebabay M.; Costello, Philip D.; Verma, Hare K., Low jitter clock for a physical media access sublayer on a field programmable gate array.
Furumochi Kazuto,JPX ; Seino Junji,JPX, MOS static RAM with improved soft error resistance; high-level supply voltage drop detection circuit and complementary.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Hao,Eunice Y. D.; Ngai,Tony K.; Wong,Jennifer; Ching,Alvin Y., Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Cliff Richard G. ; Reddy Srinivas T. ; Veenstra Kerry ; Papaliolios Andreas ; Sung Chiakang ; Terrill Richard Shaw ; Raman Rina ; Bielby Robert Richard Noel, Techniques for programming programmable logic array devices.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.