$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Remote translation mechanism for a multinode system

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-012/08
출원번호 UP-0643758 (2003-08-18)
등록번호 US-7577816 (2009-08-31)
발명자 / 주소
  • Sheets, Kitrick
  • Hastings, Andrew B.
출원인 / 주소
  • Cray Inc.
대리인 / 주소
    Schwegman, Lundberg & Woessner, P.A.
인용정보 피인용 횟수 : 4  인용 특허 : 81

초록

The present invention provides a method of initializing shared memory in a multinode system. The method includes building a local address space in each of a plurality of nodes and exporting the local address space from each of the plurality of nodes to a Remote Translation Table (RTT) in each of the

대표청구항

What is claimed is: 1. A method of accessing shared memory in a computer system having a plurality of nodes, wherein each node includes a processor, a Translation Look-aside Buffer (TLB) associated with the processor and local memory wherein the local memory of each node includes a Remote Translati

이 특허에 인용된 특허 (81)

  1. Boland Vernon K., Affinity scheduling of data within multi-processor computer systems.
  2. Bruckert William (Northboro MA) Bissett Thomas D. (Derry NH) Kovalcin David (Grafton MA) Nene Ravi (Chelmsford MA), Apparatus and method for documenting faults in computing modules.
  3. Hashimoto Shin,JPX ; Masaki Reiji,JPX, Apparatus for analyzing operations of parallel processing system.
  4. Barnes George H. (Wayne PA) Lundstrom Stephen F. (Wayne PA) Shafer Philip E. (Holmes PA), Array processor architecture.
  5. Leedom George W. ; Moore William T., Associative scalar data cache with write-through capabilities for a vector processor.
  6. Vishin Sanjay ; Aybay Gunes, Auxiliary translation lookaside buffer for assisting in accessing data in remote address spaces.
  7. Kessler Richard E. ; Oberlin Steven M. ; Thorson Gregory M., Barrier and eureka synchronization architecture for multiprocessors.
  8. Ishizaka Kenichi,JPX, Barrier synchronization system in parallel data processing.
  9. McMahan Steven C., Branch processing unit with target cache read prioritization protocol for handling multiple hits.
  10. Shibata Masabumi,JPX ; Nakajima Atsushi,JPX ; Fujiwara Shisei,JPX, Cache coherency control method and multi-processor system using the same.
  11. Koyanagi, Hisao, Cache consistent control of subsequent overlapping memory access during specified vector scatter instruction execution.
  12. Chang, Stephen S., Cache states for multiprocessor cache coherency protocols.
  13. Hall Barbara A. (Endwell NY) Huang Kevin C. (Endicott NY) Jabusch John D. (Endwell NY) Ngai Agnes Y. (Endwell NY), Central processing unit checkpoint retry for store-in and store-through cache systems.
  14. Chen Steve S. (Chippewa Falls) Simmons Frederick J. (Neillsville) Spix George A. (Eau Claire) Wilson Jimmie R. (Eau Claire) Miller Edward C. (Eau Claire) Eckert Roger E. (Eau Claire) Beard Douglas R., Cluster architecture for a highly parallel scalar/vector multiprocessor system.
  15. Whaley Kenneth M. ; Tarolli Gary, Command data transport to a graphics processing device from a CPU performing write reordering operations.
  16. Ansari, Ahmad R., Context switching for vector transfer unit.
  17. Krause Michael R., Creation and migration of distributed streams in clusters of networked computers.
  18. Lee,Rusty Shawn, Data processing system and method for high-efficiency multitasking.
  19. Nagashima, Shigeo; Torii, Shunichi; Omoda, Koichiro; Inagami, Yasuhiro, Data processing system including scalar data processor and vector data processor.
  20. Papadopoulos Gregory M. (Acton MA) Nikhil Rishiyur S. (Arlington MA) Greiner Robert J. (Chandler AZ) Arvind (Arlington MA), Data processing system with synchronization coprocessor for multiple threads.
  21. Papadopoulos Gregory M. (Burlington MA) Nikhil Rishiyur S. (Arlington MA) Greiner Robert J. (Chandler AZ) Arvind (Arlington MA), Data processing system with synchronization coprocessor for multiple threads.
  22. Faanes,Gregory J.; Scott,Steven L.; Lundberg,Eric P.; Moore, Jr.,William T.; Johnson,Timothy J., Decoupled scalar/vector computer architecture system and method.
  23. Pennello,Thomas J., Difference engine method and apparatus.
  24. Morton Steven G., Digital signal processor containing scalar processor and a plurality of vector processors operating from a single instruction.
  25. Ginsberg,Michael, Dynamically variable idle time thread scheduling.
  26. Ackerman Dennis F. (Boynton Beach FL) Desai Himanshu H. (Boca Raton FL) Gupta Ram K. (Boca Raton FL) Srinivasan Ravi R. (Boca Raton FL), Exception handling method and apparatus for a microkernel data processing system.
  27. Kohn,James R., Indirectly addressed vector load-operate-store method and apparatus.
  28. Mario D. Nemirovsky ; Adolfo M. Nemirovsky ; Narendra Sankar, Interstream control and communications for multi-streaming digital processors.
  29. Thomas Basil Smith, III ; Robert Brett Tremaine, Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory.
  30. Carter Nicholas P. ; Keckler Stephen W. ; Dally William J., Memory system with global address translation.
  31. Beard Douglas R. (Eleva WI) Phelps Andrew E. (Eau Claire WI) Woodmansee Michael A. (Eau Claire WI) Blewett Richard G. (Altoona WI) Lohman Jeffrey A. (Eau Claire WI) Silbey Alexander A. (Eau Claire WI, Method and apparatus for chaining vector instructions.
  32. Drysdale, Tracy Garrett; Bobholz, Scott P, Method and apparatus for communicating between processing entities in a multi-processor.
  33. Shailender Chaudhry ; Marc Tremblay ; James M. O'Connor, Method and apparatus for enforcing memory reference dependencies through a load store unit.
  34. Kohn,James R., Method and apparatus for indirectly addressed vector load-add-store across multi-processors.
  35. Koenen,David J., Method and apparatus for optimizing performance in a multi-processing system.
  36. Klausler Peter Michael, Method and apparatus for processing a set of data values with plural processing units mask bits generated by other processing units.
  37. Dion Rodgers ; Darrell Boggs ; Amit Merchant ; Rajesh Kota ; Rachel Hsu ; Keshavan Tiruvallur, Method and apparatus for processing an event occurrence within a multithreaded processor.
  38. Fossum Tryggve (Northboro MA) Hetherington Ricky C. (Northboro MA) Fite ; Jr. David B. (Northboro MA) Manley Dwight P. (Holliston MA) McKeen Francis X. (Westboro MA) Murray John E. (Acton MA), Method and apparatus using a cache and main memory for both vector processing and scalar processing by prefetching cache.
  39. Jones Michael B. ; Leach Paul J. ; Draves ; Jr. Richard P. ; Barrera ; III Joseph S. ; Levi Steven P. ; Rashid Richard F. ; Fitzgerald Robert P., Method and system for scheduling the execution of threads using optional time-specific scheduling constraints.
  40. Seznec, Andre C., Method for ensuring maximum bandwidth on accesses to strided vectors in a bank-interleaved cache.
  41. Cutler David N. (Bellevue WA) Orbits David A. (Redmond WA) Bhandarkar Dileep (Shrewsbury MA) Cardoza Wayne (Merrimack NH) Witek Richard T. (Littleton MA), Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simulta.
  42. Gillespie Bruce K., Multi-processor scheduling kernel.
  43. Nakaya Akihiro,JPX ; Nishikado Takashi,JPX ; Kumazaki Hiroyuki,JPX ; Sukegawa Naonobu,JPX ; Nakajima Kei,JPX ; Fukagawa Masakazu,JPX, Multiple parallel-job scheduling method and apparatus.
  44. Summer ; Jr. Charles F. (Orlando FL) Pettus Robert O. (Lexington SC) Bonnell Ronald D. (Lexington SC) Huhns Michael N. (Irmo SC) Stephens Larry M. (Columbia SC), Multiple-microcomputer processing.
  45. Yamazaki Takeshi (Tokyo JPX), Multiprocessor system for locally managing address translation table.
  46. Frink Craig R. (Chelmsford MA) Bryg William R. (Saratoga CA) Chan Kenneth K. (San Jose CA) Hotchkiss Thomas R. (Groton MA) Odineal Robert D. (Roseville CA) Williams James B. (Lowell MA) Ziegler Micha, Multiprocessor system for maintaining cache coherency by checking the coherency in the order of the transactions being i.
  47. Nesheim William A. ; Guzovskiy Aleksandr, Multiprocessor system having mapping table in each node to map global physical addresses to local physical addresses of.
  48. Deneau, Thomas M., Multiprocessor system implementing virtual memory using a shared memory, and a page replacement method for maintaining paged memory coherence.
  49. Scott,Steven L.; Faanes,Gregory J.; Stephenson,Brick; Moore, Jr.,William T.; Kohn,James R., Multistream processing memory-and barrier-synchronization method and apparatus.
  50. Barlow,Stephen; Bailey,Neil; Ramsdale,Timothy; Plowman,David; Swann,Robert, Narrow/wide cache.
  51. Fletcher Mitchell S. (17432 N. 60th Dr. Glendale AZ 85308) Semma Richard P. (8501 E. Lee Pl. Tucson AZ 85715), Operating system for a multi-tasking operating environment.
  52. Baror Gigy, Organization of an integrated cache unit for flexible usage in supporting multiprocessor operations.
  53. Ueno Haruhiko,JPX, Parallel process scheduling method in a parallel computer and a processing apparatus for a parallel computer.
  54. Pierce Paul R. (Portland OR), Parallel processing system virtual connection method and apparatus with protection and flow control.
  55. Hirono, Mitsuaki; Inui, Kazushi; Konaka, Yoshiharu; Kuribayashi, Hiroshi, Program control apparatus and method and apparatus for memory allocation ensuring execution of a process exclusively and ensuring real time operation, without locking computer system.
  56. Bowles James E., Reducing cache snooping overhead in a multilevel cache system with inclusion field in shared cache indicating state of.
  57. Scott, Steven L.; Dickson, Chris; Fromm, Eric C.; Anderson, Michael L., Remote address translation in a multiprocessor system.
  58. Scott, Steven L., Remote translation mechanism for a multi-node system.
  59. Beard Douglas R. (Eleva WI) Phelps Andrew E. (Eau Claire WI) Woodmansee Michael A. (Eau Claire WI) Blewett Richard G. (Altoona WI) Lohman Jeffrey A. (Eau Claire WI) Silbey Alexander A. (Eau Claire WI, Scalar/vector processor.
  60. Nakazato, Satoshi, Shared memory type vector processing system, including a bus for transferring a vector processing instruction, and control method thereof.
  61. Meyers Steven D. (Hurley NY) Ngo Hung C. (Kingston NY) Schwartz Paul R. (Kingston NY), Single register arbiter circuit.
  62. DeLano Eric R. ; Buckley Michael A. ; Weir Duncan C., Software assisted hardware TLB miss handler.
  63. Dutton Patrick Francis ; Gregor Steven Lee ; Li Hehching Harry, Storage subsystem including an error correcting cache and means for performing memory to memory transfers.
  64. Alverson,Gail A.; Callahan, II,Charles David; Coatney,Susan L.; Koblenz,Brian D.; Korry,Richard D.; Smith,Burton J., Stream management in a multithreaded environment.
  65. DeLong Rance J., Structured exception-handling methods, apparatus, and computer program products.
  66. van der Veen,Peter H., Symmetric multi-processor system.
  67. Anderson Eric W. (Los Gatos CA) Harrison David F. (Boulder Creek CA), System and method for custom context switching.
  68. Schimmel Curt F., System and method for maintaining translation look-aside buffer (TLB) consistency.
  69. David Parks, System and method providing cache coherency and atomic memory operations in a multiprocessor computer architecture.
  70. Richard L. Frank ; Gopalan Arun ; Michael J. Cusson ; Daniel E. O'Shaughnessy, System for efficiently maintaining translation lockaside buffer consistency in a multi-threaded, multi-processor virtual memory system.
  71. Sakai Kenichi (Yohohama JPX), System for releasing suspended execution of scalar instructions following a wait instruction immediately upon change of.
  72. Stone Harold S. (Chappaqua NY), Technique for parallel synchronization.
  73. Wolrich,Gilbert; Bernstein,Debra; Hooper,Donald; Adiletta,Matthew J.; Wheeler,William, Thread signaling in multi-threaded processor.
  74. Arimilli, Ravi Kumar; Dodson, John Steven; Fields, Jr., James Stephen, Two-stage request protocol for accessing remote memory data in a NUMA data processing system.
  75. Chao Tian-Jy ; Cooper Mark D. ; Mastrangelo Colette A. ; Vemuri Sarat, Use of language instructions and functions across multiple processing sub-environments.
  76. Alverson, Gail A.; Callahan, II, Charles David; Coatney, Susan L.; Koblenz, Brian D.; Korry, Richard D.; Smith, Burton J., User program and operating system interface in a multithreaded environment.
  77. Faanes, Gregory J.; Lundberg, Eric P., Vector and scalar data cache for a vector multiprocessor.
  78. Gregory J. Faanes ; Eric P. Lundberg, Vector and scalar data cache for a vector multiprocessor.
  79. Kamiya Yasuaki (Tokyo JPX), Vector processing system for invalidating scalar cache memory block indicated by address in tentative vector store instr.
  80. Hansen Craig C., Virtual memory system with local and global virtual address translation.
  81. Van Loo William C. (Palo Alto CA) Ebrahim Zahir (Mountain View CA) Nishtala Satyanarayana (Cupertino CA) Normoyle Kevin (San Jose CA) Loewenstein Paul (Palo Alto CA) Coffin ; III Louis F. (San Jose C, Writeback cancellation processing system for use in a packet switched cache coherent multiprocessor system.

이 특허를 인용한 특허 (4)

  1. Stark, Gavin J.; Zagorianakos, Steven W., Commonality of memory island interface and structure.
  2. Gordon, Mark R., I/O mapping-path tracking in a storage configuration.
  3. Kohn, James R., Method and apparatus for indirectly addressed vector load-add-store across multi-processors.
  4. Klausler, Peter M., Scheduling synchronization of programs running as streams on multiple processors.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트