$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Microelectronic spring contact elements 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/00
출원번호 UP-0821715 (2004-04-08)
등록번호 US-7579269 (2009-09-08)
발명자 / 주소
  • Eldridge, Benjamin N.
  • Khandros, Igor Y.
  • Mathieu, Gaetan L.
  • Pedersen, David V.
출원인 / 주소
  • FormFactor, Inc.
대리인 / 주소
    Burraston, N. Kenneth
인용정보 피인용 횟수 : 3  인용 특허 : 83

초록

Spring contact elements are fabricated by depositing at least one layer of metallic material into openings defined in masking layers deposited on a surface of a substrate which may be an electronic component such as an active semiconductor device. Each spring contact element has a base end, a contac

대표청구항

What is claimed is: 1. A method of making electrical connections between a first electronic component and a second electronic component, comprising: fabricating a plurality of spring contact elements directly upon the first .electronic component, the spring contact elements each having a tip end wh

이 특허에 인용된 특허 (83)

  1. Ragner,Gary Dean, Active impact protection system.
  2. Ramsier Dean A. ; Leppo Lee E. ; Manns Timothy J. ; Brake Clifford P., Battery discriminating system for charging a battery of a mobile terminal.
  3. Kovach Joseph E. ; Holford Michael S. ; Skinner Gary F. ; Jarosinski Marek ; Gaudyn Erwin ; Vogel David ; Colson Wendell B., Battery-powered wireless remote-control motorized window covering assembly having a microprocessor controller.
  4. Joseph E. Kovach ; Michael S. Holford ; Gary F. Skinner ; Marek Jarosinski ; Erwin Gaudyn ; David Vogel ; Wendell B. Colson, Battery-powered wireless remote-control motorized window covering assembly having controller components.
  5. Riseman Jacob (Poughkeepsie NY), Beam-lead integrated circuit structure and method for making the same including automatic registration of beam-leads wit.
  6. Billman Timothy B. (King NC) Goodman Joseph R. (Walkertown NC), Burn-in socket for integrated circuit device.
  7. Allen Leslie J. (Swindon CA GB2) Cherian Gabe (Fremont CA) Diaz Stephen H. (Los Altos CA), Chip carrier mounting device.
  8. Farnworth Warren M. ; Akram Salman, Compliant contact system with alignment structure for testing unpackaged semiconductor dice.
  9. Matsumoto Kunio (Yokohama JPX) Oshima Muneo (Yokohama JPX) Sakaguchi Suguru (Chigasaki JPX), Connecting structure for electronic part and method of manufacturing the same.
  10. Kovach Joseph E. ; Holford Michael S. ; Skinner Gary F. ; Jarosinski Marek ; Gaudyn Erwin ; Vogel David ; Colson Wendell B., Electrically powered window covering assembly.
  11. Gimpelson George E. (Newport News VA), Fabrication of oxynitride frontside microstructures.
  12. Hawkins, Charles; Bagci, Ismail; Jiang, Zemin, Filter cartridge with concentric circuit rings for data transmission.
  13. Khandros Igor Y. ; Mathieu Gaetan L., Flexible contact structure with an electrically conductive shell.
  14. Cray Seymour R. (Chippewa Falls WI) Krajewski Nicholas J. (Elk Mound WI), Flying leads for integrated circuits.
  15. Ainslie Norman G. (Croton-on-Hudson NY) Krzanowski James E. (Watertown MA) Palmateer Paul H. (Wappingers Falls NY), High melting point process for Au:Sn:80:20 brazing alloy for chip carriers.
  16. Bell Cynthia S. ; Rowan Stephen J. ; Keirsbilck Richard S. ; Gresko James ; Swede Helen ; Patton David L. ; Pagano Daniel M., Image-audio print, method of making and player for using.
  17. Brunker David L. (Naperville IL) Harwath Frank A. (Downers Grove IL) Scheer Dennis K. (Willowbrook IL), Impedance and inductance control in electrical connectors and including reduced crosstalk.
  18. Little Michael J. (Woodland Hills CA), Integrated circuit spring contact fabrication methods.
  19. Miller,Charles A.; Chraft,Matthew E.; Henson,Roy J., Intelligent probe card architecture.
  20. Leedy Glenn (1061 E. Mountain Dr. Santa Barbara CA 93108), Interconnection structure for integrated circuits and method for making same.
  21. Mallik Debendra (Chandler AZ) Bhattacharyya Bidyut K. (Chandler AZ), Lead grid array integrated circuit.
  22. Wilcoxen Duane T. (Williamsburg VA), Low stress polysilicon microstructures.
  23. Leedy Glenn J. (1061 E. Mountain Dr. Santa Barbara CA 93108), Making and testing an integrated circuit using high density probe points.
  24. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Method and apparatus for burning-in semiconductor devices in wafer form.
  25. Bell James S. ; Staggs David, Method and apparatus for testing electronic systems using electromagnetic emissions profiles.
  26. Farnworth, Warren M.; Wood, Alan G.; Kelly, Douglas, Method and system for fabricating contacts on semiconductor components.
  27. Kim Sang Y. (Kyoungki-do KRX), Method for fabricating low resistance contacts of semiconductor device.
  28. Tsang Robert W. K. (Bedford MA) Core Theresa A. (North Andover MA), Method for fabricating monolithic chip containing integrated circuitry and suspended microstructure.
  29. Palagonia Anthony Michael, Method for forming an interposer for making temporary contact with pads of a semiconductor chip.
  30. Farnworth Warren M. (Nampa ID) Akram Salman (Boise ID) Wood Alan G. (Boise ID), Method for forming contact pins for semiconductor dice and interconnects.
  31. Ho Yu Q. (Kanata CAX) Jolly Gurvinder (Orleans CAX) Emesh Ismail T. (Cumberland CAX), Method for forming interconnect structures for integrated circuits.
  32. Vindasius Alfons ; Sautter Kenneth M., Method for forming vertical interconnect process for silicon segments with dielectric isolation.
  33. Chung Jae-Hyuk,KRX, Method for manufacturing a thin film actuated mirror having a flat light reflecting surface.
  34. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of burning-in semiconductor devices.
  35. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of exercising semiconductor devices.
  36. Albrecht Thomas (San Jose CA) Tortonese Marco (Stanford CA) Barrett Robert (Mountain View CA), Method of fabricating cantilever for atomic force microscope having piezoresistive deflection detector.
  37. Gorrell Robin E. ; Fischer Paul J., Method of forming raised metallic contacts on electrical circuits for permanent bonding.
  38. Zavracky Paul M. (Norwood MA) Morrison ; Jr. Richard H. (Taunton MA), Method of making a micromechanical electric shunt.
  39. Howe Roger T. ; Payne Richard S. ; Bart Stephen F., Method of making a sub-ground plane for a micromachined device.
  40. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of making contact tip structures.
  41. Eldridge Benjamin N. ; Khandros Igor Y. ; Mathieu Gaetan L. ; Pedersen David V., Method of making microelectronic spring contact elements.
  42. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of making temporary connections between electronic components.
  43. Khandros Igor Y. (Peekskil NY), Method of manufacturing electrical contacts, using a sacrificial member.
  44. Aigoo Seiichiro (15-13 ; Negishi 3-chome Taito-Ku ; Tokyo 110 JPX), Method of manufacturing semiconductor device with plated bump.
  45. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of mounting resilient contact structures to semiconductor devices.
  46. Kato Makiko,JPX ; Iwasaki Yasukazu,JPX ; Uchiyama Makoto,JPX, Method of producing device having minute structure.
  47. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of temporarily, then permanently, connecting to a semiconductor device.
  48. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Method of testing semiconductor.
  49. Eldridge, Benjamin N.; Khandros, Igor Y.; Mathieu, Gaetan L.; Pedersen, David V., Microelectronic spring contact elements.
  50. Marcus Robert B. ; Zhang Yanwei, Micromachined element and method of fabrication thereof.
  51. Swapp Mavin (Mesa AZ), Micromachined semiconductor probe card.
  52. Marcus Robert B. (133 Colchester Rd. Murray Hill NJ 07974) Carr William N. (W. Milford NJ), Microprobe.
  53. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Mounting spring elements on semiconductor devices.
  54. Eldridge,Benjamin N.; Grube,Gary W.; Khandros,Igor Y.; Mathieu,Gaetan L., Mounting spring elements on semiconductor devices, and wafer-level testing methodology.
  55. Ikeuchi Harunobu (Tokyo JPX) Okumura Miyoshi (Kanagawa JPX) Sato Kaoru (Tokyo JPX) Okumura Yutaka (Kanagawa JPX), Multi-point probe assembly for testing electronic device.
  56. Smith Donald Leonard ; Alimonda Andrew Sebastian, Photolithographically patterned spring contact.
  57. Pai Deepak K. (Burnsville MN) Krinke Terrance A. (Roseville MN), Plated compliant lead.
  58. Danielson Arvin D. ; Schultz Darald R. ; Silva Dennis ; Boatwright Darrell L. ; Austin Rickey G. ; Alt Daniel E. ; Friend Steve Darren ; Beard Paul, Portable work station-type data collection system.
  59. Granicher,Dane C.; Henson,Roy J.; Miller,Charles A., Probe card assembly including a programmable device to selectively route signals from channels of a test system controller to probes.
  60. Sporck, A. Nicholas; Shinde, Makarand S., Probe card with coplanar daughter card.
  61. Sporck,Alistair Nicholas; Shinde,Makarand S., Probe card with coplanar daughter card.
  62. Kovach Joseph E. ; Holford Michael S. ; Skinner Gary F. ; Jarosinski Marek ; Gaudyn Erwin ; Vogel David ; Colson Wendell B., Programmed controller for a remotely-controlled battery-powered window covering.
  63. Gooch Roland W., Ramped foot support.
  64. Kovach Joseph E. ; Holford Michael S. ; Skinner Gary F. ; Gaudyn Erwin ; Vogel David ; Colson Wendell B. ; Jarosinski Marek, Remotely-controlled battery powered-window covering having power saving receiver.
  65. Kovach Joseph E. ; Holford Michael S. ; Skinner Gary F. ; Gaudyn Erwin ; Vogel David ; Colson Wendell B. ; Jarosinski Marek, Remotely-controlled battery-powered window covering having light and position sensors.
  66. Wilberscheid, Daniel J.; Brackett, Robert R., Replaceable-cartridge filter with data transmission feature.
  67. Madni Asad M. ; Wan Lawrence A. ; Hansen Robert K. ; Vuong Jim, Rifle stabilization system for erratic hand and mobile platform motion.
  68. Klose Helmut,DEX ; Weber Werner,DEX ; Bertagnolli Emmerich,DEX ; Koppe Siegmar,DEX ; Hubner Holger,DEX, Semiconductor component for vertical integration and manufacturing method.
  69. Otsuka Kanji (Higashiyamato JPX) Kato Masao (Hadano JPX) Kumagai Takashi (Isehara JPX) Usami Mitsuo (Ohme JPX) Kuroda Shigeo (Ohme JPX) Sahara Kunizo (Nishitama JPX) Yamada Takeo (Koganei JPX) Miyamo, Semiconductor device having leads for mounting to a surface of a printed circuit board.
  70. James Marc Leas ; Robert William Koss ; Jody John Van Horn ; George Frederick Walker ; Charles Hampton Perry ; David Lewis Gardell ; Steve Leo Dingle ; Ronald Prilik, Semiconductor wafer test and burn-in.
  71. Leas James M. (South Burlington VT) Koss Robert W. (Burlington VT) Walker George F. (New York NY) Perry Charles H. (Poughkeepsie NY) Van Horn Jody J. (Underhill VT), Semiconductor wafer test and burn-in.
  72. Leas James Marc ; Koss Robert William ; Van Horn Jody John ; Walker George Frederick ; Perry Charles Hampton ; Gardell David Lewis ; Dingle Steve Leo ; Prilik Ronald, Semiconductor wafer test and burn-in.
  73. Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
  74. Reymond Welles K. (Waterbury CT), Spring biased tapered contact elements for electrical connectors and integrated circuit packages.
  75. Ueno Toshiaki,JPX ; Saito Mitsuchika,JPX, Structure for providing an electrical connection between circuit members.
  76. Traeger Robert J., System having plurality of docking unit receptacles for transmitting data between plurality of portable data entry termi.
  77. Marcus Robert B. ; Kadija Igor V. ; Aharonov Robert Reuven, Ultra-miniature electrical contacts and method of manufacture.
  78. Khandros Igor Y. ; Pedersen David V., Wafer-level burn-in and test.
  79. Khandros, Igor Y.; Pedersen, David V., Wafer-level burn-in and test.
  80. Khandros, Igor Y.; Pedersen, David V., Wafer-level burn-in and test.
  81. Khandros,Igor Y.; Pedersen,David V., Wafer-level burn-in and test.
  82. Khandros,Igor Y.; Pedersen,David V., Wafer-level burn-in and test.
  83. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Wafer-level test and burn-in, and semiconductor process.

이 특허를 인용한 특허 (3)

  1. Nagano, Shinichi; Yoshida, Shin, Method for bonding metallic terminals by using elastic contact.
  2. Baleras, Francois; Souriau, Jean-Charles; Henry, David, Method of producing a via in a reconstituted substrate.
  3. Stortini, Thomas; Ransom, John A., Press-fit integrated circuit package involving compressed spring contact beams.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로