Methodology for the configuration and repair of unreliable switching elements
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06N-005/00
출원번호
UP-0476980
(2006-06-26)
등록번호
US-7599895
(2009-10-20)
발명자
/ 주소
Nugent, Alex
출원인 / 주소
Knowm Tech, LLC
대리인 / 주소
Lopez, Kermit D.
인용정보
피인용 횟수 :
37인용 특허 :
48
초록▼
A universal logic gate apparatus is disclosed, which include a plurality of self-assembling chains of nanoparticles having a plurality of resistive connections, wherein the plurality of self-assembling chains of nanoparticles comprise resistive elements. A plasticity mechanism is also provided, whic
A universal logic gate apparatus is disclosed, which include a plurality of self-assembling chains of nanoparticles having a plurality of resistive connections, wherein the plurality of self-assembling chains of nanoparticles comprise resistive elements. A plasticity mechanism is also provided, which is based on a plasticity rule for creating stable connections from the plurality of self-assembling chains of nanoparticles for use with the universal, reconfigurable logic gate. In addition, the universal logic gate can be configured with a cross-bar architecture, where nanoconnections are formed from a columbic-educed mechanical stress contact.
대표청구항▼
What is claimed is: 1. A meta-stable switching apparatus, comprising: a neural node comprising at least one synaptic element, said at least one synaptic element having a state input and said neural node having a state output, a plurality of meta-stable switches comprising said at least one synaptic
What is claimed is: 1. A meta-stable switching apparatus, comprising: a neural node comprising at least one synaptic element, said at least one synaptic element having a state input and said neural node having a state output, a plurality of meta-stable switches comprising said at least one synaptic element; and a plasticity mechanism associated with said at least one synaptic element and neural node, wherein said plasticity mechanism acts on said at least one synaptic element so that said neural node reinforces at least one synaptic state of said at least one synaptic element in such a manner as to facilitate a transfer of said state input to said state output of said neural node. 2. The apparatus of claim 1 further comprising a voltage source for applying a voltage to increase a probability of switching at least one meta-stable switch among said plurality of meta-stable switches to a non-ground state. 3. The apparatus of claim 1 further comprising at least one complimentary electrode in association with said at least one synaptic element to encode said at least one synaptic state. 4. The apparatus of claim 1 further comprising a plurality of synaptic elements including said at least one synaptic element, wherein said plasticity mechanism extracts statistically independent components from a multi-dimensional data stream. 5. The apparatus of claim 1 further comprising a plurality of synaptic elements including said at least one synaptic element, wherein said plurality of synaptic elements encodes a logic state of a circuit. 6. The apparatus of claim 1 further comprising a multiplicative transfer function based on said at least one synaptic state and a complementary input. 7. The apparatus 1 further comprising: a voltage source for applying a voltage to increase a probability of switching at least one meta-stable switch among said plurality of meta-stable switches to a non-ground state; and at least one complimentary electrode in association with said at least one synaptic element to encode said synaptic at least one synaptic state. 8. The apparatus of claim 1 further comprising: a plurality of synaptic elements including said at least one synaptic element, wherein said plasticity mechanism extracts statistically independent components from a multi-dimensional data stream; and a plurality of synaptic elements including said at least one synaptic element, wherein said plurality of synaptic elements encodes a logic state of a circuit. 9. A meta-stable switching apparatus, comprising: a neural node comprising at least one synaptic element, said at least one synaptic element having a state input and said neural node having a state output, a plurality of metal-stable switches comprising said at least one synaptic element; a plasticity mechanism associated with said at least one synaptic element and neural node, wherein said plasticity mechanism acts on said at least one synaptic element so that said neural node reinforces at least one synaptic state of said at least one synaptic element in such a manner as to facilitate a transfer of said state input to said state output of said neural node; and a voltage source for applying a voltage to increase a probability of switching at least one meta-stable switch among said plurality of meta-stable switches to a non-ground state. 10. The apparatus of claim 9 further comprising at least one complimentary electrode in association with said at least one synaptic element to encode said at least one synaptic state. 11. The apparatus of claim 9 further comprising a plurality of synaptic elements including said at least one synaptic element, wherein said plasticity mechanism extracts statistically independent components from a multi-dimensional data stream. 12. A meta-stable switching method, comprising: providing a neural node comprising at least one synaptic element, said at least one synaptic element having a state input and said neural node having a state output, configuring a plurality of metal-stable switches to comprise said at least one synaptic element; and associating a plasticity mechanism associated with said at least one synaptic element and neural node, wherein said plasticity mechanism acts on said at least one synaptic element so that said neural node reinforces at least one synaptic state of said at least one synaptic element in such a manner as to facilitate a transfer of said state input to said state output of said neural node. 13. The method of claim 12 further comprising applying a voltage from a voltage source to increase a probability of switching at least one meta-stable switch among said plurality of meta-stable switches to a non-ground state. 14. The method of claim 12 further comprising associating at least one complimentary electrode with said at least one synaptic element to encode said at least one synaptic state. 15. The method of claim 12 further comprising configuring a plurality of synaptic elements to include said at least one synaptic element, wherein said plasticity mechanism extracts statistically independent components from a multi-dimensional data stream. 16. The method of claim 12 further comprising configuring a plurality of synaptic elements to include said at least one synaptic element, wherein said plurality of synaptic elements encodes a logic state of a circuit. 17. The method of claim 12 further comprising configuring a plurality of synaptic elements to include said at least one synaptic element, wherein said plurality of synaptic elements encodes a logic state of a circuit. 18. The method of claim 12 further comprising providing a multiplicative transfer function based on said at least one synaptic state and a complementary input. 19. The method of claim 12 further comprising: associating at least one complimentary electrode with said at least one synaptic element to encode said at least one synaptic state; and applying a voltage from a voltage source to increase a probability of switching at least one meta-stable switch among said plurality of meta-stable switches to a non-ground state. 20. The method of claim 12 further comprising: configuring a plurality of synaptic elements to include said at least one synaptic element, wherein said plasticity mechanism extracts statistically independent components from a multi-dimensional data stream; and applying a voltage from a voltage source to increase a probability of switching at least one meta-stable switch among said plurality of meta-stable switches to a non-ground state.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (48)
Francisco Jose Ayala, Adaptive neural learning system.
Works George A. (San Diego CA) Hicks William L. (San Diego CA) Kasbo Richard L. (San Diego CA) Muenchau Ernest E. (San Diego CA) Deiss Stephen R. (Encinitas CA), Array processor.
Uchikawa Yoshiki,JPX ; Furuhashi Takeshi,JPX ; Yamaguchi Masashi,JPX ; Fujime Yoko,JPX, Autonomic system for updating fuzzy neural network and control system using the fuzzy neural network.
Forouhi Abdul Rahim (San Jose CA) Hamdy Esmat Z. (Fremont CA) Hu Chenming (Alamo CA) McCollum John L. (Saratoga CA), Electrically programmable antifuse.
McHardy John (Westlake Village CA) Townsend Carl W. (Los Angeles CA) Higley Lin R. (Laguna Hills CA) Ludwig Frank A. (Rancho Palos Verdes CA), Electrochemical synapses for artificial neural networks.
Nandakishore Kambhatla ; Dimitri Kanevsky ; Wlodek Wlodzimierz Zadrozny, Method and apparatus for executing neural network applications on a network of embedded devices.
Clark Noel A. (Boulder CO) Douglas Kenneth (Boulder CO) Rothschild Kenneth J. (Newton MA), Method for parallel fabrication of nanometer scale multi-device structures.
Castelaz Patrick F. (Yorba Linda CA) Mills Dwight E. (La Verne CA) Woo Steven C. (Stanford CA) Jmaev Jack I. (La Habra CA) Henrikson Tammy L. (Fullerton CA), Neural engine for emulating a neural network.
Tateishi Masahiko,JPX ; Tamura Shinichi,JPX, Signal extraction system, system and method for speech restoration, learning method for neural network model, constructi.
Schulz, Robert; Boily, Sabin; Joly, Alain; Van Neste, Andre; Alamdari, Houshang, Varistors based on nanocrystalline powders produced by mechanical grinding.
Akopyan, Filipp; Arthur, John V.; Manohar, Rajit; Merolla, Paul A.; Modha, Dharmendra S.; Molnar, Alyosha; Risk, III, William P., Neuromorphic event-driven neural computing architecture in a scalable neural network.
Akopyan, Filipp; Arthur, John V.; Manohar, Rajit; Merolla, Paul A.; Modha, Dharmendra S.; Molnar, Alyosha; Risk, III, William P., Neuromorphic event-driven neural computing architecture in a scalable neural network.
Brezzo, Bernard V.; Chang, Leland; Esser, Steven K.; Friedman, Daniel J.; Liu, Yong; Modha, Dharmendra S.; Montoye, Robert K.; Rajendran, Bipin; Seo, Jae-sun; Tierno, Jose A., Reconfigurable and customizable general-purpose circuits for neural networks.
Brezzo, Bernard V.; Chang, Leland; Esser, Steven K.; Friedman, Daniel J.; Liu, Yong; Modha, Dharmendra S.; Montoye, Robert K.; Rajendran, Bipin; Seo, Jae-sun; Tierno, Jose A., Reconfigurable and customizable general-purpose circuits for neural networks.
Brezzo, Bernard V.; Chang, Leland; Esser, Steven K.; Friedman, Daniel J.; Liu, Yong; Modha, Dharmendra S.; Montoye, Robert K.; Rajendran, Bipin; Seo, Jae-sun; Tierno, Jose A., Reconfigurable and customizable general-purpose circuits for neural networks.
Sim, Jae Yoon; Ryu, Hyun Surk; Lee, Jun Haeng, Synapse for function cell of spike timing dependent plasticity (STDP), function cell of STDP, and neuromorphic circuit using function cell of STDP.
Nugent, Alex; Molter, Timothy, Thermodynamic random access memory for neuromorphic computing utilizing AHaH (anti-hebbian and hebbian) and memristor components.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.