A dielectric layer containing a hafnium tantalum oxide film and a method of fabricating such a dielectric layer produce a dielectric layer for use in a variety of electronic devices. Embodiments include structures for capacitors, transistors, memory devices, and electronic systems with dielectric la
A dielectric layer containing a hafnium tantalum oxide film and a method of fabricating such a dielectric layer produce a dielectric layer for use in a variety of electronic devices. Embodiments include structures for capacitors, transistors, memory devices, and electronic systems with dielectric layers containing a hafnium tantalum oxide film structured as one or more monolayers.
대표청구항▼
What is claimed is: 1. An electronic device comprising: a substrate; a dielectric layer disposed above substrate, the dielectric layer having a hafnium tantalum oxide layer, the hafnium tantalum oxide being a bimetal oxide (HfxTayOz x>0, y>0, z>0), the hafnium tantalum oxide layer structur
What is claimed is: 1. An electronic device comprising: a substrate; a dielectric layer disposed above substrate, the dielectric layer having a hafnium tantalum oxide layer, the hafnium tantalum oxide being a bimetal oxide (HfxTayOz x>0, y>0, z>0), the hafnium tantalum oxide layer structured as one or more monolayers; and a conductive layer on and contacting the dielectric layer. 2. The electronic device of claim 1, wherein the dielectric layer is disposed as a capacitor dielectric in a capacitor of a dynamic random access memory. 3. The electronic device of claim 1, wherein the dielectric layer is disposed as a capacitor dielectric in a capacitor of an analog integrated circuit. 4. The electronic device of claim 1, wherein the dielectric layer is disposed as a capacitor dielectric in a capacitor of a radio frequency integrated circuit. 5. The electronic device of claim 1, wherein the dielectric layer is disposed as a capacitor dielectric in a capacitor of a mixed signal integrated circuit. 6. The electronic device of claim 1, wherein the dielectric layer includes a nanolaminate containing the hafnium tantalum oxide layer. 7. The electronic device of claim 6, wherein the nanolaminate includes a HfOx layer. 8. The electronic device of claim 6, wherein the nanolaminate includes a TaOx layer. 9. The electronic device of claim 6, wherein the nanolaminate is disposed as a dielectric in a NROM flash memory. 10. The electronic device of claim 1, wherein the dielectric layer is essentially the hafnium tantalum oxide layer. 11. The electronic device of claim 1, wherein the hafnium tantalum oxide layer is a hafnium-rich hafnium tantalum oxide layer. 12. The electronic device of claim 1, wherein the hafnium tantalum oxide layer is a tantalum-rich hafnium tantalum oxide layer. 13. The electronic device of claim 1, wherein the hafnium tantalum oxide layer is doped with zirconium. 14. The electronic device of claim 1, wherein the hafnium tantalum oxide layer is doped with a lanthanide. 15. The electronic device of claim 1, wherein the dielectric layer includes a dielectric nitride. 16. The electronic device of claim 1, wherein the dielectric layer includes a dielectric metal silicate. 17. The electronic device of claim 1, wherein the dielectric layer includes a dielectric metal oxide in which the metal is a metal other than tantalum or hafnium. 18. An electronic device comprising: a substrate; a source region and a drain region separated by a body region in the substrate; a dielectric layer above the body region, the dielectric layer having a hafnium tantalum oxide layer, the hafnium tantalum oxide being a bimetal oxide (HfxTayOz x>0, y>0, z>0), the hafnium tantalum oxide layer structured as one or more monolayers; and a gate above the dielectric layer. 19. The electronic device of claim 18, wherein the gate is a control gate and the dielectric layer is an inter-gate dielectric disposed between the control gate and a floating gate. 20. The electronic device of claim 18, wherein the electron device includes a memory. 21. The electronic device of claim 20, wherein the dielectric layer is a gate insulator of a transistor in a memory array of the memory. 22. The electronic device of claim 20, wherein the memory includes a second dielectric layer having a hafnium tantalum oxide layer as a dielectric of a capacitor in the memory. 23. The electronic device of claim 20, wherein the memory includes a flash memory device. 24. The electronic device of claim 23, wherein the dielectric layer is an inter-gate insulator between the gate configured as a control gate and a floating gate of a transistor in the flash memory device. 25. The electronic device of claim 23, wherein the dielectric layer is a gate insulator between the gate configured as a floating gate and the body region configured as a channel of a transistor in the flash memory device. 26. The electronic device of claim 18, wherein the dielectric layer is a gate insulator in a silicon CMOS device. 27. A system comprising: a controller; an integrated circuit coupled to the controller, wherein at least one of the controller or integrated circuit includes: a substrate; a source region and a drain region separated by a body region in the substrate; a dielectric layer above the body region, the dielectric layer having a hafnium tantalum oxide layer, the hafnium tantalum oxide being a bimetal oxide (HfxTayOz x>0, y>0, z>0), the hafnium tantalum oxide layer structured as one or more monolayers; and a gate above the dielectric layer. 28. The system of claim 27, wherein the gate is a control gate and the dielectric layer is an inter-gate dielectric disposed between the control gate and a floating gate. 29. The system of claim 27, wherein the body region has a nitrated surface onto which the dielectric layer is disposed. 30. The system of claim 27, wherein the integrated circuit includes a memory. 31. The system of claim 27, wherein the controller includes a processor. 32. The system of claim 27, wherein the integrated circuit includes a mixed signal integrated circuit. 33. The system of claim 27, wherein the system includes an information handling system. 34. The system of claim 33, wherein the information handling system includes a wireless system. 35. The system of claim 27, wherein the system includes a fiber optic system or an electro-optic system.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (345)
Seabury Charles W. (Agoura CA) Kobrin Paul H. (Newbury Park CA) DeNatale Jeffrey F. (Thousand Oaks CA), Acoustic isolator having a high impedance layer of hafnium oxide.
Akram, Salman; Ahn, Kie Y.; Forbes, Leonard, Atomic layer deposition (ALD) high permeability layered magnetic films to reduce noise in high speed interconnection.
Kori, Moris; Mak, Alfred W.; Byun, Jeong Soo; Lei, Lawrence Chung-Lai; Chung, Hua; Sinha, Ashok; Xi, Ming, Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques.
Yang, Won-Suk; Hwang, Yoo-Sang; Jeong, Hong-Sik; Kim, Ki-Nam, Bit line landing pad and borderless contact on bit line stud with localized etch stop layer and manufacturing method thereof.
Forbes Leonard ; Geusic Joseph E. ; Ahn Kie Y., Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same.
Czubatyj Wolodymyr ; Ovshinsky Stanford R. ; Strand David A. ; Klersy Patrick ; Kostylev Sergey ; Pashmakov Boil, Composite memory material comprising a mixture of phase-change memory material and dielectric material.
Tauber Arthur ; Wilber William D. ; Tidrow Steven C. ; Finnegan Robert D. ; Eckart Donald W., Compound in the series A.sub.2 MeSbO.sub.6 for use as substrates barrier-dielectric layers and passivating layers in h.
Leonard Forbes ; Wendell P. Noble ; Kie Y. Ahn, Discrete devices including EAPROM transistor and NVRAM memory cell with edge defined ferroelectric capacitance, methods for operating same, and apparatuses including same.
Leonard Forbes ; Luan C. Tran ; Alan R. Reinberg ; Joseph E. Geusic ; Kie Y. Ahn ; Paul A. Farrar ; Eugene H. Cloud ; David J. McElroy, Dynamic flash memory cells with ultra thin tunnel oxides.
Forbes Leonard ; Tran Luan C. ; Reinberg Alan R. ; Geusic Joseph E. ; Ahn Kie Y. ; Farrar Paul A. ; Cloud Eugene H. ; McElroy David J., Dynamic flash memory cells with ultrathin tunnel oxides.
Forbes Leonard ; Ahn Kie Y. ; Noble Wendell P. ; Reinberg Alan R., Dynamic random access memory (DRAM) cells with repressed ferroelectric memory methods of reading same, and apparatuses including same.
Bojarczuk, Jr., Nestor A.; Cartier, Eduard A.; Guha, Supratik, Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique.
Yu, Bin; Wu, David, Formation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation.
Colombo, Luigi; Quevedo-Lopez, Manuel; Chambers, James J.; Visokay, Mark R.; Rotondaro, Antonio L. P., High-k gate dielectric with uniform nitrogen profile and methods for making the same.
Arne W. Ballantine ; Douglas A. Buchanan ; Eduard A. Cartier ; Kevin K. Chan ; Matthew W. Copel ; Christopher P. D'Emic ; Evgeni P. Gousev ; Fenton Read McFeely ; Joseph S. Newbury ; Harald , Interfacial oxidation process for high-k gate dielectric process integration.
Cho, Hag-ju, METHODS OF MANUFACTURING INTEGRATED CIRCUIT DEVICES THAT INCLUDE A METAL OXIDE LAYER DISPOSED ON ANOTHER LAYER TO PROTECT THE OTHER LAYER FROM DIFFUSION OF IMPURITIES AND INTEGRATED CIRCUIT DEVICES M.
Utsunomiya Hajime (Nagano JPX) Uchiyama Kenji (Nagano JPX) Kosuda Masanori (Nagano JPX) Inoue Hiroyasu (Nagano JPX), Magneto-optical disc with intermediate film layer between a recording film and a dielectric film.
Evans ; Jr. Joseph T. (Albuquerque NM) Bullington Jeff A. (Albuquerque NM), Memory cell based on ferro-electric non volatile variable resistive element.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Muralidhar Ramachandran ; Subramanian Chitra K. ; Madhukar Sucharita ; White Bruce E. ; Sadd Michael A. ; Zafar Sufi ; O'Meara David L. ; Nguyen Bich-Yen, Memory device that includes passivated nanoclusters and method for manufacture.
Ovshinsky Standford R. ; Czubatyj Wolodymyr ; Strand David A. ; Klersy Patrick J. ; Kostylev Sergey ; Pashmakov Boil, Memory element with memory material comprising phase-change material and dielectric material.
Chang, Jane; Lin, You-Sheng; Kepten, Avishai; Sendler, Michael; Levy, Sagy; Bloom, Robin, Method for depositing a coating having a relatively high dielectric constant onto a substrate.
Rotondaro, Antonio L. P.; Visokay, Mark Robert; Chambers, James J.; Colombo, Luigi, Method for fabricating split gate transistor device having high-k dielectrics.
Alessandro Cesare Callegari ; Fuad Elias Doany ; Evgeni Petrovich Gousev ; Theodore Harold Zabel, Methods for forming metal oxide layers with enhanced purity.
Hoefler, Alexander B.; Chindalore, Gowrishankar L.; Ingersoll, Paul A.; Swift, Craig T., Non-volatile memory device having an anti-punch through (APT) region.
Shingai, Hiroshi; Hirata, Hideki, Optical recording medium containing a substrate, an intermediate layer having therein an amorphous material, the intermediate layer having a reflective layer thereon.
Hosoda, Yasuo; Mitsumori, Ayumi; Sato, Megumi; Yamaguchi, Masataka; Iida, Tetsuya; Inoue, Hiroyasu; Mishima, Koji; Aoshima, Masaki, Optical recording medium, method for manufacturing the same and target used for sputtering process.
Hosoda,Yasuo; Mitsumori,Ayumi; Sato,Megumi; Yamaguchi,Masataka; Iida,Tetsuya; Inoue,Hiroyasu; Mishima,Koji; Aoshima,Masaki, Optical recording medium, method for manufacturing the same and target used for sputtering process.
Cain John L. (Schertz TX) Relue Michael P. (San Antonio TX) Costabile Michael E. (San Antonio TX) Marsh William P. (San Antonio TX), Plasma processing apparatus.
Ohmi,Tadahiro; Sugawa,Shigetoshi; Sekine,Katsuyuki; Saito,Yuji, Semiconductor device formed on (111) surface of a Si crystal and fabrication process thereof.
Jamal Ramdani ; Ravindranath Droopad ; Lyndee L. Hilt ; Kurt William Eisenbeiser, Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same.
Fengyan Zhang ; Yanjun Ma ; Jer-Shen Maa ; Wei-Wei Zhuang ; Sheng Teng Hsu, Single c-axis PGO thin film on ZrO2 for non-volatile memory applications and methods of making the same.
Duenas Salvador ; Kola Ratnaji Rao ; Kumagai Henry Y. ; Lau Maureen Yee ; Sullivan Paul A. ; Tai King Lien, Thin film capacitors and process for making them.
Quevedo Lopez,Manuel A.; Chambers,James J.; Colombo,Luigi; Visokay,Mark R., Top surface roughness reduction of high-k dielectric materials using plasma based processes.
Halliyal, Arvind; Ramsbey, Mark T.; Zhang, Wei; Randolph, Mark W.; Cheung, Fred T. K., Use of high-K dielectric material in modified ONO structure for semiconductor devices.
Halliyal, Arvind; Ramsbey, Mark T.; Chang, Kuo-Tung; Tripsas, Nicholas H.; Ogle, Robert B., Use of high-k dielectric materials in modified ONO structure for semiconductor devices.
Ramaswamy, D. V. Nirmal; Rocklein, Matthew N.; Brewer, Rhett, Fortification of charge storing material in high K dielectric environments and resulting apparatuses.
Ramaswamy, D. V. Nirmal; Rocklein, Matthew N.; Brewer, Rhett T., Fortification of charge-storing material in high-K dielectric environments and resulting apparatuses.
Ramaswamy, D. V. Nirmal; Rocklein, Matthew N.; Brewer, Rhett T., Fortification of charge-storing material in high-K dielectric environments and resulting apparatuses.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.