Method and apparatus for generating a phase dependent control signal
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H03D-003/24
H03D-003/00
H03L-007/06
출원번호
UP-0178442
(2008-07-23)
등록번호
US-7602876
(2009-10-28)
발명자
/ 주소
Harrison, Ronnie M.
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Dorsey & Whitney LLP
인용정보
피인용 횟수 :
7인용 특허 :
276
초록▼
A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles
A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles corresponding to the phase relationship between the clock edges of the first and second clock signals. The phase detector also includes a charge pump that receives select signals from the phase detector circuits and produces an increasing or decreasing control signal when the first and second clock signals do not have the predetermined phase relationship, and a non-varying control signal when the first and second clock signals do have the predetermined phase relationship. The control signal may be used to adjust the delay value of a voltage-controlled delay circuit in order to adjust the phase relationship between the first and second clock signals to have a predetermined phase relationship.
대표청구항▼
The invention claimed is: 1. A phase detector for detecting a phase relationship between a first clock signal and a second clock signal, the phase detector comprising: a first phase detector circuit configured to output a first signal having a first logic level during a time between the rising edge
The invention claimed is: 1. A phase detector for detecting a phase relationship between a first clock signal and a second clock signal, the phase detector comprising: a first phase detector circuit configured to output a first signal having a first logic level during a time between the rising edge of the second clock signal and the falling edge of the first clock signal; a second phase detector circuit configured to output a second signal having the first logic level during a time between the falling edge of the second clock signal and the rising edge of the first clock signal; a charge pump circuit comprising: current driving circuitry configured to output current having a first polarity when the first and second output signals both have the first logic level and a second polarity when the first and second output signals both have a second logic level; a compensation circuit coupled to the current driving circuitry, the compensation circuit configured to at least partially compensate for differences in the current driving circuitry between outputting current having the first polarity and outputting current having the second polarity. 2. The phase detector according to claim 1 wherein the current driving circuitry is further configured to output substantially no current when the first and second output signals have opposite logic levels. 3. The phase detector according to claim 1 further comprising: a current source coupled to the compensation circuit and the current driving circuitry; a current sink coupled to the compensation circuit and the current driving circuitry; the charge pump circuit configured to couple the current sink to an output of the charge pump circuit to output current having the first polarity and to couple the current source to the output of the charge pump circuit to output current having the second polarity. 4. The phase detector according to claim 3 wherein the charge pump circuit is further configured to couple the current sink to the compensation circuit when providing the output current having the second polarity and to couple the current source to the compensation circuit when providing the output current having the first polarity. 5. The phase detector according to claim 3 wherein the current driving circuitry comprises a first pmos transistor coupled to a first nmos transistor, the output of the current driving circuitry coupled to the first pmos transistor and the first nmos transistor, and wherein the compensation circuit comprises a second pmos transistor and a second nmos transistor, the second pmos transistor and the second nmos transistor coupled to the output of the current driving circuitry, the phase detector configured such that current from the current source to the current sink is coupled through one of the first or second pmos transistors and one of the first or second nmos transistors when the current driving circuitry provides current of the first polarity and when the current driving circuitry provides current of the second polarity. 6. The phase detector according to claim 5 further comprising: a voltage follower having an output terminal coupled to the second pmos transistor and the second nmos transistor and an input terminal coupled to the output of the current driving circuitry. 7. The phase detector according to claim 1 wherein the first phase detector circuit is configured to output a third signal complementary to the first signal and the second phase detector circuit is configured to output a fourth signal complementary to the second signal; the charge pump comprising: a first and a second transistor coupled to receive the first and third output signals from the first phase detector circuit, respectively, at a gate terminal of the respective transistor, the first transistor configured to couple current to the current driving circuitry when the first transistor is turned on, and the second transistor configured to couple current to the compensation circuit when the transistor is turned on; and a third and a fourth transistor coupled to receive the first and third output signals from the first phase detector circuit, respectively, at a gate terminal of the respective transistor, the third transistor configured to couple current from the current driving circuitry when the third transistor is turned on, and the fourth transistor configured to couple current from the compensation circuit when the transistor is turned on; the current driving circuitry comprising: a fifth and sixth transistor coupled to receive the second and fourth output signals from the second phase detector circuit, respectively, at a gate terminal of the respective transistor, ate least one of the fifth and sixth transistors configured to couple current to the compensation circuit when the current driving circuitry is providing no output current or output current having the second polarity; a seventh and eighth transistor coupled to receive the second and fourth output signals from the second phase detector circuit, respectively, at a gate terminal of the respective transistor, at least one of the seventh and eight transistors configured to couple current from the compensation circuit when the current driving circuitry is providing no output current or output current having the first polarity. 8. The phase detector according to claim 7 wherein at least one of the fifth and sixth transistor are configured to provide the output current having the first polarity and at least one of the seventh and eighth transistors are configured to provide the output current having the second polarity. 9. The phase detector according to claim 7 further comprising a current source coupled to the first and second transistors and a current sink coupled to the seventh and eighth transistors. 10. The phase detector according to claim 7 wherein the compensation circuit comprises: ninth and tenth transistors coupled to receive the second and fourth output signals, respectively, from the second phase detector circuit, the ninth and tenth transistors having respective output terminals coupled to the output of the current driving circuitry; and eleventh and twelfth transistors coupled to receive the second and fourth output signals, respectively, from the second phase detector circuit, the eleventh and twelfth transistors having respective output terminals couple to the output of the current driving circuitry. 11. The phase detector according to claim 10 wherein the first, second, fifth, sixth, ninth and tenth transistors are pmos transistors and the third, fourth, seventh, eighth, eleventh, and twelfth transistors are nmos transistors. 12. The phase detector according to claim 10 further comprising a voltage follower coupled between the output of the current driving circuitry and the output terminals of the ninth, tenth, eleventh and twelfth transistors. 13. In a phase detector having an output terminal, a method for detecting a phase relationship between a first clock signal and a second clock signal, the method comprising: generating a first signal having a first logic level during a time between the rising edge of the second clock signal and the falling edge of the first clock signal; generating a second signal having the first logic level during a time between the falling edge of the second clock signal and the rising edge of the first clock signal; providing an output current at the output terminal having a first polarity when the first and second signals both have the first logic level and a second polarity when the first and second signals both have a second logic level and providing substantially no output current when the first and second output signals have different logic levels. 14. A method for detecting a phase relationship according to claim 13 wherein the act of providing the output current comprises coupling a current source to an output terminal when the first and second signals both have the first logic level and coupling a current sink to the output terminal when the first and second signals both have the second logic level. 15. A method for detecting a phase relationship according to claim 14 wherein the act of coupling the current source to the output terminal comprises coupling the current source to the output terminal through current driving circuitry, and wherein the act of coupling the current sink to the output terminal comprises coupling the current sink to the output terminal through the current driving circuitry. 16. A method for detecting a phase relationship according to claim 15 further comprising at least partially compensating for changes in the current driving circuitry between coupling the current sink to the current driving circuitry and coupling the current source to the current driving circuitry. 17. A method for detecting a phase relationship according to claim 16 wherein the act of at least partially compensating comprises routing current from the current source to the current sink through a same number of transistors when providing the output current having the first polarity as when providing the output current having the second polarity. 18. A method for detecting a phase relationship according to claim 17 further comprising routing current from the current source to the current sink through the same number of transistors when providing substantially no output current. 19. A method for detecting a phase relationship according to claim 17 further comprising charging a capacitor using the output current. 20. A method for detecting a phase relationship according to claim 16 wherein the act of at least partially compensating comprises routing current from the current sink through a compensation circuit when coupling the current source to the output terminal and routing current from the current source through the compensation circuit when coupling the current sink to the output terminal. 21. A method for detecting a phase relationship according to claim 16 wherein the act of at least partially compensating comprises coupling the output terminal to a compensation circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (276)
Gaudet Brian, 10/100 mb clock recovery architecture for switches, repeaters and multi-physical layer ports.
Boler Clifford H. (Bloomington MN) Leake William W. (St. Paul MN) Rai Surinder S. (Plymouth MN) Zemske Gene B. (Minneapolis MN), CMOS output buffer providing high drive current with minimum output signal distortion.
Bechade Roland (South Burlington VT) Ferraiolo Frank D. (New Windsor NY) Kaufmann Bruce (Jericho VT) Novof Ilya I. (Durham NC) Oakland Steven F. (Colchester VT) Shaw Kenneth (Essex Junction VT) Skars, Clock signal latency elimination network.
Cunningham Earl A. (Rochester MN) Porter ; Jr. Townsend H. (Rochester MN) Rae James W. (Rochester MN), Clocking method and apparatus for use with partial response coded binary data.
Stones Mitchell A. (Phoenix AZ) Richardson Nicholas J. (Tempe AZ), Combination asynchronous cache system and automatic clock tuning device and method therefor.
Mittel James G. (Lake Worth FL) Johnson Philip L. (Lake Worth FL) Barrett ; Jr. Raymond L. (Ft. Lauderdale FL), Controlled tracking of oscillators in a circuit with multiple frequency sensitive elements.
Hotta Takashi (Hitachi JPX) Kurita Kozaburo (Hitachi JPX) Iwamura Masahiro (Hitachi JPX) Maejima Hideo (Hitachi JPX) Tanaka Shigeya (Hitachi JPX) Bandoh Tadaaki (Tohkai JPX) Nakatsuka Yasuhiro (Hitac, Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clockin.
Tanaka Akira,JPX ; Doi Toshio,JPX ; Ishibashi Kenichi,JPX ; Hayashi Takehisa,JPX ; Yamagiwa Akira,JPX, Data transfer apparatus fetching reception data at maximum margin of timing.
Donnelly Kevin S. ; Chau Pak Shing ; Horowitz Mark A. ; Lee Thomas H. ; Johnson Mark G. ; Lau Benedict C. ; Yu Leung ; Garlepp Bruno W. ; Chan Yiu-Fai ; Kim Jun ; Tran Chanh Vi ; Stark Donald C., Delay-locked loop circuitry for clock delay adjustment.
Dunlop Alfred E. (Murray Hill NJ) Gabara Thaddeus J. (North Whitehall Township ; Lehigh County PA) Knauer Scott C. (Mountainside NJ), Digitally controlled element sizing.
Ware Frederick A. (Los Altos Hills CA) Dillon John B. (Palo Alto CA) Barth Richard M. (Palo Alto CA) Garrett ; Jr. Billy W. (Mountain View CA) Atwood ; Jr. John G. (San Jose CA) Farmwald Michael P. (, Dynamic random access memory system.
Casasanta Joseph A. (Allen TX) Andresen Bernhard H. (Dallas TX) Satoh Yoshinori (Plano TX) Keeney Stanley C. (Dallas TX) Martin Robert C. (Dallas TX), Fine resolution digital delay line with coarse and fine adjustment stages.
Andresen Bernhard H. (Dallas TX) Casasanta Joseph A. (Allen TX) Keeney Stanley C. (Dallas TX) Martin Robert C. (Dallas TX) Satoh Yoshinori (Plano TX), High performance digital phase locked loop.
Barrett ; Jr. Raymond Louis (Ft. Lauderdale FL) Herold Barry W. (Boca Raton FL) Pajunen Grazyna Anna (Delray Beach FL) Davis Walter L. (Parkland FL), Hybrid analog-digital phase error detector.
Long Marty L. (Meas AZ) Ward James (Gilbert AZ), Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor.
Rothenberger Roland D. (Poway CA) Sullivan Greg T. (Escondido CA) Tung Kenny Y. (Escondido CA), Integrated circuit memory having high speed and low power by selectively coupling compensation components to a pulse gen.
Pascucci Luigi (Sesto San Giovanni ITX) Olivo Marco (Bergamo ITX) Golla Carla Maris (Sesto San Giovanni ITX), Internal timing method and circuit for programmable memories.
Parker Lanny L. (Mesa AZ) Atriss Ahmad H. (Chandler AZ) Peterson Benjamin C. (Tempe AZ) Mueller Dean W. (Portland OR), Lock detection for a phase lock loop.
Allgood Robert N. (Austin TX) Peterson Joe W. (Austin TX) Whatley Roger A. (Austin TX), MOS Analog switch driven by complementary, minimally skewed clock signals.
Johnson Mark C. (San Jose CA) Lang Donald J. (Cupertino CA) Sarma Sudha (Tucson AZ) Wade Forrest L. (Tucson AZ) Yanes Adalberto G. (Sunnyvale CA), Memory controller for reading data from synchronous RAM.
Jeddeloh Joseph M. (Minneapolis MN) Rooney Jeffrey J. (Red Wing MN) Nicholson Richard F. (Lake City MN) Klein Dean A. (Lake City MN), Memory controller with low skew control signal.
David B. Gustavson ; David V. James ; Hans A. Wiggers ; Peter B. Gillingham CA; Cormac M. O'Connell CA; Bruce Millar CA; Jean Crepeau CA; Kevin J. Ryan ; Terry R. Lee ; Brent Keeth ; Troy A, Memory system having synchronous-link DRAM (SLDRAM) devices and controller.
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory dev.
Baker Russel Jacob ; Manning Troy A., Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same.
Keeth Brent, Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same.
Murray Bradley Arlice ; Cheraso Gregory Paul, Method and apparatus for adjusting a communication strategy in a radio communication system using location.
Sine Christopher J. (San Jose CA) Ilkbahar Alper (Santa Cruz CA) Mak Tak M. (Union City CA), Method and apparatus for buffer self-test and characterization.
Myers Glen A. (279 Laureles Grade Rd. Salinas CA 93908) Petersen Stephen C. (4222 Davis St. Santa Clara CA 95054), Method and apparatus for frequency independent phase tracking of input signals in receiving systems and the like.
Ware Frederick A. (Los Altos Hills CA) Gasbarro James A. (Mountain Vew CA) Dillon John B. (Palo Alto CA) Farmwald Michael P. (Portola Valley CA) Horowitz Mark A. (Palo Alto CA) Griffin Matthew M. (Mo, Method and apparatus for implementing refresh in a synchronous DRAM system.
Ware Frederick A. (Los Altos Hills CA) Gasbarro James A. (Mountain View CA) Dillon John B. (Palo Alto CA) Griffin Matthew M. (Mountain View CA) Barth Richard M. (Palo Alto CA) Horowitz Mark A. (Palo , Method and apparatus for power control in devices.
Troy A. Manning, Method and apparatus for resynchronizing a plurality of clock signals used to latch respective digital signals, and memory device using same.
Gasbarro James A. (Mountain View CA) Horowitz Mark A. (Palo Alto CA) Barth Richard M. (Palo Alto CA) Lee Winston K. M. (South San Francisco CA) Leung Wingyu (Cupertino CA) Farmwald Paul M. (Portola V, Method and circuitry for minimizing clock-data skew in a bus system.
Motley Gordon W. (Ft. Collins CO) Maitland David S. (Ft. Collins CO) Meier Peter J. (Ft. Collins CO), Method of programming a desired source resistance for a driver stage.
Dillon John B. (Palo Alto CA) Nimmagadda Srinivas (Santa Clara CA) Moncayo Alfredo (Redwood City CA), Modular bus with single or double parallel termination.
Liang Jui (Laguna Niguel CA) Co Ramon (Trabuco Canyon CA) Gui Ann (Sunnyvale CA), Multiphase clock synthesizer having a plurality of phase shifted inputs to a plurality of phase comparators in a phase l.
Shen Paul (San Diego CA) Paik Woo H. (Encinitas CA) Krause Edward A. (San Diego CA), Multiple serial access memory for use in feedback systems such as motion compensated television.
Ohshima Shigeo (Yokohama JPX) Ikawa Tatsuo (Mitaka JPX), Multiport memory with test signal generating circuit controlling data transfer from RAM port to SAM port.
Baumert Robert J. (Allentown PA) Muscavage Richard (Gilbertsville PA) Pritchett Robert L. (East Allen Township PA), Normalization of apparent propagation delay.
Clay Donald W. (Boulder County CO) O\Keeffe Michael J. (Boulder County CO) Perera S. Robert (Boulder County CO) Rather Howard H. (Boulder County CO) Rundell John P. (Adams County CO), Optical data format employing resynchronizable data sectors.
Zagar Paul S. (Boise ID) Schaefer Scott (Boise ID), Optimization circuitry and control for a synchronous memory device with programmable latency period.
Casper Stephen L. (Boise ID) Porter Stephen R. (Boise ID), Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method.
MacIntyre Douglas A. (Allston MA) Hawkins Thomas B. (Boylston MA), Phase delay compensator using gating signal generated by a synchronizer for loading and shifting of bit pattern to produ.
Sanchez Hector (Austin TX) Alvarez Jose (Leander TX) Gerosa Gianfranco (Austin TX), Phase locked loop with low power feedback path and method of operation.
Morzano Christopher K. ; Ingalls Charles L., Programmable bandwidth I/O port and a communication interface using the same port having a plurality of serial access me.
Koerner Christopher (Longmont CO) Gutierrez ; Jr. Alberto (Fort Collins CO) Pumphrey Edward G. (Colorado Springs CO), Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and volta.
Latif Farrukh A. (Malvern PA) Stevens Michael D. (Paoli PA) Moysey John A. (Malvern PA) Shinkarovsky Michael (Harleysville PA) Nguyen Hung (Downingtown PA) Dale Michele Z. (Audubon PA), Programmable multiple I/O interface controller.
Furutani Kiyohiro (Itami JPX) Mashiko Koichiro (Itami JPX) Arimoto Kazutami (Itami JPX) Matsumoto Noriaki (Itami JPX) Matsuda Yoshio (Itami JPX), Random access memory with a plurality amplifier groups for reading and writing in normal and test modes.
Tsukada Shyuichi (Tokyo JPX), Selector circuit selecting and outputting voltage applied to one of first and second terminal in response to voltage lev.
Crouch Alfred L. (Austin TX) Pressly Matthew D. (Austin TX), Self re-seeding linear feedback shift register (LFSR) data processing system for generating a pseudo-random test bit str.
Ohno Yasuhiro (Tokyo JPX) Miyata Manabu (Tokyo JPX), Semicoductor memory with a timing controlled for receiving data at a semiconductor memory module to be accessed.
Fujioka Shinya (Kawasaki JPX) Hatakeyama Atsushi (Kawasaki JPX) Mochizuki Hirohiko (Kawasaki JPX), Semiconductor memory for increasing the number of half good memories by selecting and using good memory blocks.
O\Keeffe Michael J. (Longmont CO) Graba James M. (Longmont CO) Noyes George I. (Boulder CO), Sync pattern encoding system for data sectors written on a storage medium.
Hush Glen (Boise ID) Seibert Mike (Eagle ID) Mailloux Jeff (Boise ID) Thomann Mark R. (Boise ID), Video random access memory device and method implementing independent two WE nibble control.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.