[특허]Data processing apparatus and method for flash memory

Samsung Electronics Co., Ltd.

검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
검색연산자

검색도움말
검색연산자	기능	검색시 예
()	우선순위가 가장 높은 연산자	예1) (나노 (기계 \| machine))
공백	두 개의 검색어(식)을 모두 포함하고 있는 문서 검색	예1) (나노 기계) 예2) 나노 장영실
\|	두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색	예1) (줄기세포 \| 면역) 예2) 줄기세포 \| 장영실
!	NOT 이후에 있는 검색어가 포함된 문서는 제외	예1) (황금 !백금) 예2) !image
*	검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색	예) semi*
""	따옴표 내의 구문과 완전히 일치하는 문서만 검색	예) "Transform and Quantization"

과학기술 지식인프라 ScienceON

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

특허 상세정보

MyON담기

내보내기 페이스북 공유 트위터 공유 카카오톡 공유

Data processing apparatus and method for flash memory

특허상세정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G11C-029/00
미국특허분류(USC)	714/766; 714/722; 714/746; 714/753; 714/768; 714/773
출원번호	UP-0274115 (2005-11-16)
등록번호	US-7613982 (2009-11-16)
우선권정보	KR-10-2004-0093607(2004-11-16)
발명자 / 주소	Kim, Jin kyu Kim, Min young Kim, Jang hwan Yoon, Song ho
출원인 / 주소	Samsung Electronics Co., Ltd.
대리인 / 주소	Sughrue Mion, PLLC
인용정보	피인용 횟수 : 3 인용 특허 : 14

초록
▼

A data processing apparatus and method for a flash memory, which make it easy to determine whether data stored in the flash memory is valid, are provided. The data processing apparatus includes a user request unit which issues a request for performing a data operation on a flash memory using a predetermined logical address, a conversion unit which converts the logical address into a physical address, and a control unit which performs the data operation on the physical address and writes inverted data obtained by inverting error correction code (ECC) corr...

대표
청구항
▼

What is claimed is: 1. A data processing apparatus for a flash memory comprising: a user request unit which issues a request for performing a data operation on a flash memory using a logical address; a conversion unit which converts the logical address into a physical address; and a control unit which performs the data operation on the physical address and writes inverted data to an inverted data region of the flash memory, the inverted data used to indicate whether an extracted ECC is erroneous, wherein, before performing the data operation, the control unit obtains the inverted data and loads the inverted data into a buffer by inverting generated error correction code (ECC) loaded in the buffer, the generated ECC corresponding to data loaded in the buffer which is to be used in the data operation, and wherein, while performing the data operation, the control unit writes the inverted data from the buffer to the inverted data region of the flash memory, and writes the generated ECC from the buffer to an ECC region of the flash memory to be extracted from the ECC region as the extracted ECC, the inverted data and the extracted ECC being mutually exclusive of each other. 2. The data processing apparatus of claim 1, wherein the inverted data is inverse relative to the generated ECC, which is generated from the data loaded into the buffer to be used in the data operation, and the extracted ECC corresponds to the generated ECC, the extracted ECC being written to the ECC region of the flash memory. 3. A data processing apparatus for a flash memory comprising: an extraction unit which extracts from memory regions of the flash memory error correction code (ECC) and inverted data, the inverted data being obtained before a data operation requested by a user is performed by inverting generated ECC loaded in a buffer, the generated ECC generated from data loaded into the buffer to be used in the data operation not yet performed, the extracted ECC and the extracted inverted data each corresponding to data located at a logical address; and a control unit which determines whether the extracted ECC is erroneous and a number of erroneous bits included in the extracted ECC with reference to a relationship between the extracted ECC and the extracted inverted data, wherein the extracted inverted data and the extracted ECC are mutually exclusive of each other. 4. The data processing apparatus of claim 3, wherein the extracted ECC corresponds to the generated ECC, the extracted ECC being written to an ECC region of the flash memory and the extracted inverted data being written to an inverted data region of the flash memory. 5. The data processing apparatus of claim 4, wherein the control unit determines that the extracted ECC is valid if the extracted ECC matches ECC obtained by inverting the extracted inverted data. 6. The data processing apparatus of claim 5, wherein, if the number of erroneous bits included in the extracted ECC is not smaller than a predefined number, the control unit determines that the data located at the logical address, the extracted ECC, and the extracted inverted data are invalid. 7. The data processing apparatus of claim 6, wherein, if the number of erroneous bits included in the extracted ECC is smaller than the predefined number, the control unit generates another ECC based on the data located at the logical address, compares the other generated ECC with the extracted ECC, and determines whether the data located at the logical address is erroneous based on a comparison result. 8. A data processing method for a flash memory comprising: issuing a request for performing a data operation on a flash memory using a logical address; converting the logical address into a physical address; before performing the data operation, obtaining inverted data by inverting a generated error correction code (ECC) loaded in a buffer corresponding to data loaded in the buffer which is to be used in the data operation, and loading the inverted data into the buffer; performing the data operation on the physical address, writing inverted data loaded in the buffer and obtained by inverting the generated error correction code (ECC) corresponding to data used in the data operation to an inverted data region of the flash memory, and writing the generated ECC from the buffer to an ECC region of the flash memory to be extracted from the ECC region as an extracted ECC, the inverted data used to indicate whether an-the extracted ECC stored in the ECC region of the flash memory is erroneous, wherein the inverted data and the extracted ECC are mutually exclusive of each other. 9. The data processing method of claim 8, wherein the inverted data is inverse relative to the generated ECC, which is generated from the data loaded into the buffer to be used in the data operation, and the extracted ECC corresponds to the generated ECC, the extracted ECC being written to the ECC region of the flash memory. 10. A data processing method for a flash memory comprising: extracting error correction code (ECC) and inverted data, the inverted data being obtained by inverting generated ECC loaded in a buffer and generated from data loaded into the buffer to be used in the data operation not yet performed, the extracted ECC and the extracted inverted data each corresponding to data located at a logical address; and determining whether the extracted ECC is erroneous and a number of erroneous bits included in the extracted ECC with reference to a relationship between the extracted ECC and the extracted inverted data, wherein the extracted inverted data and the extracted ECC are mutually exclusive of each other. 11. The data processing method of claim 10, wherein the extracted ECC corresponds to the generated ECC, the extracted ECC being written to an ECC region of the flash memory and the extracted inverted data being written to an inverted data region of the flash memory. 12. The data processing method of claim 11, wherein the determining of whether the extracted ECC is erroneous comprises: inverting the extracted inverted data; and determining that the extracted ECC is valid if the inverted result matches the extracted ECC. 13. The data processing method of claim 12, wherein the determining of whether the extracted ECC is erroneous comprises determining that the data located at the logical address, the extracted ECC, and the extracted inverted data are invalid if the number of erroneous bits included in the extracted ECC is not smaller than a predefined number. 14. The data processing method of claim 13, wherein the determining of whether the extracted ECC is erroneous comprises: if the number of erroneous bits included in the extracted ECC is smaller than the predefined number, generating another ECC based on the data located at the logical address; comparing the generated other ECC with the extracted ECC; and determining whether the data located at the logical address is erroneous based on a result of the comparing. 15. A data processing apparatus of a flash memory comprising: a user request unit which issues a request for performing a data operation on a flash memory using a logical address; a conversion unit which converts the logical address into a physical address; a control unit which, before performing the data operation, generates error correction code (ECC) corresponding to data loaded in a buffer to be used in the data operation not vet performed and loads the generated ECC into the buffer, generates inverted data by inverting the generated ECC loaded into the buffer, performs the data operation on the physical address using the data, and writes the inverted data and the generated ECC to the flash memory while performing the data operation; and an extraction unit which extracts the ECC and the inverted data written to the flash memory; wherein the control unit determines whether the extracted FCC is erroneous and a number of erroneous bits included in the extracted ECC with reference to a relationship between the extracted ECC and the extracted inverted data, and the extracted inverted data and the extracted ECC are mutually exclusive of each other. 16. The data processing apparatus of claim 15, wherein the extracted ECC corresponds to the generated ECC, the extracted ECC being written to an ECC region of the flash memory and the extracted inverted data being written to an inverted data region of the flash memory. 17. The data processing apparatus of claim 16, wherein the control unit determines that the extracted ECC is valid if the extracted ECC matches ECC obtained by inverting the extracted inverted data. 18. The data processing apparatus of claim 17, wherein, if the number of erroneous bits included in the extracted ECC is not smaller than a predefined number, the control unit determines that the data located at the logical address, the extracted ECC, and the extracted inverted data are invalid. 19. The data processing apparatus of claim 18, wherein, if the number of erroneous bits included in the extracted ECC is smaller than the predefined number, the control unit generates another ECC based on the data located at the logical address, compares the other generated ECC with the extracted ECC, and determines whether the data located at the logical address is erroneous based on a comparison result. 20. The data processing apparatus of claim 7, wherein the predefined number is two.

인용문헌 (14)

이 특허를 인용한 특허 (3)

IPC 상위 출원인

내보내기

상세정보
내보내기 구분	파일저장 인쇄 메일전송
구성항목	관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	> 총 건의 자료가 검색되었습니다. > 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) > 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. > 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) > 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오 > ~ > Text(ASCII format) Excel format

과학기술 지식인프라 ScienceON

ScienceON Chatbot

연합인증

특허 상세정보

Data processing apparatus and method for flash memory

초록
▼

대표
청구항
▼

인용문헌 (14)

이 특허를 인용한 특허 (3)

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

ScienceON Chatbot

연합인증

특허 상세정보

Data processing apparatus and method for flash memory

초록 ▼

대표청구항 ▼

인용문헌 (14)

이 특허를 인용한 특허 (3)

IPC 상위 출원인

과제정보

상세정보조회

원문조회

IPC 상세정보(version : 201201)

연구과제 성과물(0)

참여연구원의 다른 문헌(0)

처리중입니다.

잠시만 기다려주세요.

초록
▼

대표
청구항
▼