Some embodiments of the invention provide a configurable integrated circuit (IC). The configurable IC includes first and second interconnect circuits. The first interconnect circuit has a set of input terminals, a set of output terminals, and several connection schemes for communicatively coupling t
Some embodiments of the invention provide a configurable integrated circuit (IC). The configurable IC includes first and second interconnect circuits. The first interconnect circuit has a set of input terminals, a set of output terminals, and several connection schemes for communicatively coupling the input terminal set to the output terminal set. During the operation of the IC, the second connection circuit supplies sets of configuration data to the first interconnect circuit at a particular rate for at least a particular time period. At least two supplied configuration data sets are different and configure the first interconnect circuit to use two different connection schemes that differently couple the input and output terminal sets.
대표청구항▼
We claim: 1. An integrated circuit (IC) comprising: a) a first interconnect circuit comprising a set of input terminals, a set of output terminals, and a plurality of connection schemes for communicatively coupling the input terminal set to the output terminal set; b) a second connection circuit fo
We claim: 1. An integrated circuit (IC) comprising: a) a first interconnect circuit comprising a set of input terminals, a set of output terminals, and a plurality of connection schemes for communicatively coupling the input terminal set to the output terminal set; b) a second connection circuit for supplying sets of configuration data to the first interconnect circuit, the second connection circuit for receiving a multi-bit periodic control signal that directs the second connection circuit to supply configuration data sets to the first interconnect circuit, the multi-bit periodic control signal having a particular rate for at least a particular time period during an operation of the IC; and c) a signal generator for producing said multi-bit periodic control signal from a periodic clock signal. 2. The IC of claim 1, wherein the first interconnect circuit is a multiplexer. 3. The IC of claim 1, wherein the first interconnect circuit is a decoder. 4. The IC of claim 1, wherein the periodic control signal is a clock signal. 5. The IC of claim 1, wherein the second connection circuit includes a plurality of sub-circuits, each sub-circuit for storing configuration data sets and for supplying subsets of said configuration data sets to the first interconnect circuit at the particular rate. 6. A method of reconfiguring a configurable interconnect circuit of an integrated circuit (IC), the method comprising: receiving a plurality of configuration data sets at a connection circuit; receiving a clock signal; based on the received clock signal, generating a multi-bit periodic control signal; receiving the multi-bit periodic control signal at the connection circuit, wherein the multi-bit periodic control signal changes between at least two values at a particular rate and the values of the multi-bit periodic control signal repeat at intervals of equal duration; and based on the received multi-bit periodic control signal, supplying at least two configuration data sets to the configurable interconnect circuit, wherein the supplied configuration data sets reconfigure the configurable interconnect circuit to use at least two different connection schemes that differently couple a set of input and output terminals of the configurable interconnect circuit. 7. The method of claim 6, wherein the periodic control signal is a clock signal. 8. The method of claim 6, wherein said particular rate is faster than a configuration rate of the configurable interconnect circuit. 9. The method of claim 6, wherein said particular rate is equal to a configuration rate of the configurable interconnect circuit. 10. A configurable interconnect circuit for an integrated circuit (IC), the configurable interconnect circuit comprising: a set of input terminals; a set of output terminals; and a set of control lines for receiving a multi-bit periodic control signal and for causing the configurable interconnect circuit to configurably couple the set of input terminals to the set of output terminals at a first rate for at least a first time period, the multi-bit periodic control signal for changing between at least two values at a second rate for at least a second time period during an operation of the IC, wherein the values of the multi-bit periodic control signal repeat at intervals of equal duration and are derived from a periodic clock signal. 11. The configurable interconnect circuit of claim 10, wherein the first and second rates are equal. 12. The configurable interconnect circuit of claim 10, wherein the first and second time periods are equal. 13. An electronics system comprising: a memory for storing configuration data; and an integrated circuit (IC) comprising: a first interconnect circuit comprising a set of input terminals, a set of output terminals, and a plurality of connection schemes for communicatively coupling the input terminal set to the output terminal set; a second connection circuit for supplying sets of configuration data to the first interconnect circuit, the second connection circuit for receiving a multi-bit periodic control signal that directs the second connection circuit to supply configuration data sets to the first interconnect circuit, the multi-bit periodic control signal having a particular rate for at least a particular time period during an operation of the IC; and a signal generator for producing said multi-bit periodic control signal from a periodic clock signal. 14. The electronic system of claim 13 further comprising a non-volatile memory for storing configuration data sets and for supplying configuration data sets to the configurable IC when the configurable IC powers up. 15. The electronic system of claim 14, wherein said supplied configuration data sets are simultaneously stored in the IC. 16. The electronic system of claim 13, wherein the IC further comprises a storage for storing configuration data sets, wherein the second connection circuit communicatively couples to the first interconnect circuit and to the storage to supply subsets of configuration data sets stored in the storage to the first interconnect circuit. 17. The electronic system of claim 16, wherein the storage comprises memory cells. 18. The electronic system of claim 17, wherein the memory cells are read-writeable memory cells.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (113)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
Brebner, Gordon J.; Neely, Christopher E., Method and system for preparing modularized circuit designs for dynamic partial reconfiguration of programmable logic.
Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.