A semiconductor device with high reliability is provided using an SOI substrate. When the SOI substrate is fabricated by using a technique typified by SIMOX, ELTRAN, or Smart-Cut, a single crystal semiconductor substrate having a main surface (crystal face) of a {110} plane is used. In such an SOI s
A semiconductor device with high reliability is provided using an SOI substrate. When the SOI substrate is fabricated by using a technique typified by SIMOX, ELTRAN, or Smart-Cut, a single crystal semiconductor substrate having a main surface (crystal face) of a {110} plane is used. In such an SOI substrate, adhesion between a buried insulating layer as an under layer and a single crystal silicon layer is high, and it becomes possible to realize a semiconductor device with high reliability.
대표청구항▼
What is claimed is: 1. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon: an insulating layer
What is claimed is: 1. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon: an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the gate insulating film interposed therebetween wherein the gate electrode includes a metal layer which contacts the gate insulating film; silicon oxide films formed on side surfaces of the gate electrode; side walls formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween; and an insulating film comprising silicon nitride formed over the single crystalline semiconductor layer and the gate electrode, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate. 2. The microprocessor according to claim 1, wherein the source and drain regions are in contact with the insulating layer. 3. The microprocessor according to claim 1, further comprising a first LDD region between the channel formation region and the drain region and a second LDD region between the channel formation region and the source region, wherein the first and second LDD regions are in contact with the insulating layer. 4. The microprocessor according to claim 1, wherein the single crystalline semiconductor layer is 20 to 100 nm thick. 5. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode comprising poly silicon formed over the channel formation region with the gate insulating film interposed therebetween; silicon oxide films formed on side surfaces of the gate electrode; side walls comprising silicon nitride formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween, respectively; and an insulating film comprising silicon nitride formed over the single crystalline semiconductor layer and the gate electrode, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate, and wherein an upper surface of the gate electrode and at least a part of the source and drain regions comprise a metal silicide. 6. The microprocessor according to claim 5, wherein the microprocessor is a RISC processor. 7. The microprocessor according to claim 5, wherein the microprocessor is an ASIC processor. 8. The microprocessor according to claim 5, further comprising a CPU core, a RAM, a clock controller, a cache memory, a cache controller, a serial interface and an I/O port. 9. The microprocessor according to claim 5, wherein the metal silicide is cobalt silicide. 10. The microprocessor according to claim 5, wherein the single crystalline semiconductor layer is hydrogenated. 11. The microprocessor according to claim 5, wherein the single crystalline semiconductor layer is island-like. 12. The microprocessor according to claim 5, wherein the source and drain regions are in contact with the insulating layer. 13. The microprocessor according to claim 5, wherein the single crystalline semiconductor layer is 20 to 100 nm thick. 14. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the gate insulating film interposed therebetween wherein the gate electrode includes a metal layer which contacts the gate insulating film; silicon oxide films formed on side surfaces of the gate electrode; side walls formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween; and an insulating film comprising silicon nitride oxide formed over the single crystalline semiconductor layer and the gate electrode, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate. 15. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, each of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode comprising poly silicon formed over the channel formation region with the gate insulating film interposed therebetween; silicon oxide films formed on side surfaces of the gate electrode; side walls comprising silicon nitride formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween, respectively; and an insulating film comprising silicon nitride oxide formed over the single crystalline semiconductor layer and the gate electrode, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate, and wherein an upper surface of the gate electrode and at least a part of the source and drain regions comprise a metal silicide. 16. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; an island-like single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the gate insulating film interposed therebetween; silicon oxide films formed on side surfaces of the gate electrode; side walls formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween; a first insulating film formed over the single crystalline semiconductor layer and the gate electrode; a first electrode formed on the first insulating film and electrically connected to one of the source and drain regions; a second flattening insulating film formed over the first electrode and the first insulating film; a second electrode formed on the second flattening insulating film; and a third flattening insulating film formed over the second electrode and the second flattening insulating film, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate. 17. The microprocessor according to claim 16, wherein the gate electrode includes a metal layer which contacts the gate insulating film. 18. The microprocessor according to claim 17, wherein the gate electrode comprises tantalum or a tantalum nitride. 19. The microprocessor according to claim 16, wherein the side walls comprise silicon nitride. 20. The microprocessor according to claim 16, wherein the first insulating film comprises silicon nitride. 21. The microprocessor according to claim 16, wherein the second and third flattening films comprise a resin. 22. The microprocessor according to claim 16, wherein an upper surface of the gate electrode and at least a part of the source and drain regions comprise a metal silicide. 23. The microprocessor according to claim 22, wherein the metal silicide is cobalt silicide. 24. The microprocessor according to claim 16, wherein the microprocessor is a RISC processor. 25. The microprocessor according to claim 16, wherein the microprocessor is an ASIC processor. 26. The microprocessor according to claim 1, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 27. The microprocessor according to claim 5, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 28. The microprocessor according to claim 14, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 29. The microprocessor according to claim 15, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 30. The microprocessor according to claim 16, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 31. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; an oxide layer comprising an oxide of the single crystalline semiconductor layer on a side surface of the single crystalline semiconductor layer; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the gate insulating film interposed therebetween wherein the gate electrode includes a metal layer which contacts the gate insulating film; silicon oxide films formed on side surfaces of the gate electrode; side walls formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween; and an insulating film comprising silicon nitride formed over the single crystalline semiconductor layer and the gate electrode, wherein a highest point of the gate insulating film is as high as or higher than a highest point of the oxide layer, and wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate. 32. The microprocessor according to claim 31, wherein the source and drain regions are in contact with the insulating layer. 33. The microprocessor according to claim 31, further comprising a first LDD region between the channel formation region and the drain region and a second LDD region between the channel formation region and the source region, wherein the first and second LDD regions are in contact wit the insulating layer. 34. The microprocessor according to claim 31, wherein the single crystalline semiconductor layer is 20 to 100 nm thick. 35. The microprocessor according to claim 31, wherein the gate insulating film is formed by oxidizing the top surface of the single crystalline semiconductor layer. 36. The microprocessor according to claim 31, wherein the oxide layer and the gate insulating film are formed simultaneously. 37. The microprocessor according to claim 31, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 38. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; an oxide layer comprising an oxide of the single crystalline semiconductor layer on a side surface of the single crystalline semiconductor layer; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode comprising poly silicon formed over the channel formation region with the gate insulating film interposed therebetween; silicon oxide films formed on side surfaces of the gate electrode; side walls comprising silicon nitride formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween, respectively; and an insulating film comprising silicon nitride formed over the single crystalline semiconductor layer and the gate electrode, wherein a highest point of the gate insulating film is as high as or higher than a highest point of the oxide layer, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate, and wherein an upper surface of the gate electrode and at least a part of the source and drain regions comprise metal silicide. 39. The microprocessor according to claim 38, wherein the source and drain regions are in contact with the insulating layer. 40. The microprocessor according to claim 38, further comprising a first LDD region between the channel formation region and the drain region and a second LDD region between the channel formation region and the source region, wherein the first and second LDD regions are in contact with the insulating layer. 41. The microprocessor according to claim 38, wherein the single crystalline semiconductor layer is 20 to 100 nm thick. 42. The microprocessor according to claim 38, wherein the gate insulating film is formed by oxidizing a top surface of the single crystalline semiconductor layer. 43. The microprocessor according to claim 38, wherein the oxide layer and the gate insulating film are formed simultaneously. 44. The microprocessor according to claim 38, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 45. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, at least one of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; a single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; an oxide layer comprising an oxide of the single crystalline semiconductor layer on a side surface of the single crystalline semiconductor layer; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode formed over the channel formation region with the gate insulating film interposed therebetween wherein the gate electrode includes a metal layer which contacts the gate insulating film; silicon oxide films formed on side surfaces of the gate electrode; side walls comprising silicon nitride formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween; and an insulating film comprising silicon nitride formed over the single crystalline semiconductor layer and the gate electrode, wherein a highest point of the gate insulating film is as high as or higher than a highest point of the oxide layer, and wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate. 46. A microprocessor comprising an integrated circuit including an N-channel transistor and a P-channel transistor, each of the N-channel transistor and the P-channel transistor comprising: a supporting substrate comprising single crystalline silicon; an insulating layer comprising silicon oxide at a surface of the supporting substrate; an island-like single crystalline semiconductor layer comprising silicon on a surface of the insulating layer, the single crystalline semiconductor layer having at least a channel formation region and source and drain regions; an oxide layer comprising an oxide of the single crystalline semiconductor layer on a side surface of the single crystalline semiconductor layer; a gate insulating film formed on the single crystalline semiconductor layer; a gate electrode comprising poly silicon formed over the channel formation region with the gate insulating film interposed therebetween; silicon oxide films formed on side surfaces of the gate electrode; side walls comprising silicon nitride formed adjacent to the side surfaces of the gate electrode with the silicon oxide films interposed therebetween, respectively; and an insulating film comprising silicon nitride formed over the single crystalline semiconductor layer and the gate electrode, wherein a highest point of the gate insulating film is as high as or higher than a highest point of the oxide layer, wherein the single crystalline semiconductor layer comprises part of a single crystalline silicon substrate different from the supporting substrate, and wherein an upper surface of the gate electrode and at least a pan of the source and drain regions comprise metal silicide. 47. The microprocessor according to claim 45, wherein the single crystalline semiconductor layer is 20 to 100 nm thick. 48. The microprocessor according to claim 46, wherein the single crystalline semiconductor layer is 20 to 100 nm thick. 49. The microprocessor according to claim 45, wherein the gate insulating film is formed by oxidizing a top surface of the single crystalline semiconductor layer. 50. The microprocessor according to claim 46, wherein the gate insulating film is formed by oxidizing a top surface of the single crystalline semiconductor layer. 51. The microprocessor according to claim 45, wherein the oxide layer and the gate insulating film are formed simultaneously. 52. The microprocessor according to claim 46, wherein the oxide layer and the gate insulating film are formed simultaneously. 53. The microprocessor according to claim 45, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 54. The microprocessor according to claim 46, wherein the insulating layer comprises a first silicon oxide film bonded to a second silicon oxide film. 55. The microprocessor according to claim 1, wherein the silicon oxide films comprise etching stoppers. 56. The microprocessor according to claim 5, wherein the silicon oxide films comprise etching stoppers. 57. The microprocessor according to claim 14, wherein the silicon oxide films comprise etching stoppers. 58. The microprocessor according to claim 15, wherein the silicon oxide films comprise etching stoppers. 59. The microprocessor according to claim 16, wherein the silicon oxide films comprise etching stoppers. 60. The microprocessor according to claim 31, wherein the silicon oxide films comprise etching stoppers. 61. The microprocessor according to claim 38, wherein the silicon oxide films comprise etching stoppers. 62. The microprocessor according to claim 45, wherein the silicon oxide films comprise etching stoppers. 63. The microprocessor according to claim 46, wherein the silicon oxide films comprise etching stoppers.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (154)
Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX, Active matrix type display circuit and method of manufacturing the same.
Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
Linn Jack H. (Melbourne FL) Lowry Robert K. (Melbourne Beach FL) Rouse George V. (Indiatlantic FL) Buller James F. (Austin TX), Bonded wafer processing with metal silicidation.
Kazuaki Ohmi JP; Kiyofumi Sakaguchi JP; Kazutaka Yanagita JP, Composite member its separation method and preparation method of semiconductor substrate by utilization thereof.
Blanc Jean-Philippe (Gieres FRX) Bonaime Jolle (Echirolles FRX) De Poncharra Jean du P. (Quaix-en-Chartreuse FRX) Truche Robert (Gieres FRX), Integrated circuit in silicon on insulator technology comprising a field effect transistor.
Hongyong Zhang JP; Hideto Ohnuma JP; Yasuhiko Takemura JP, METHODOLOGY FOR PRODUCING THIN FILM SEMICONDUCTOR DEVICES BY CRYSTALLIZING AN AMORPHOUS FILM WITH CRYSTALLIZATION PROMOTING MATERIAL, PATTERNING THE CRYSTALLIZED FILM, AND THEN INCREASING THE CRYSTAL.
Miyazawa Yoshihiro (Kanagawa JPX) Minami Eric (Tokyo JPX) Matsushita Takeshi (Kanagawa JPX), MIS semiconductor device formed by utilizing SOI substrate having a semiconductor thin film formed on a substrate throug.
Shunpei Yamazaki JP; Satoshi Teramoto JP; Jun Koyama JP; Yasushi Ogata JP; Masahiko Hayakawa JP; Mitsuaki Osame JP, Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization.
Kermani Ahmad (Fremont CA) Robertson Mike F. (San Jose CA) Ku Yen-Hui (Sunnyvale CA) Wong Fred (Fremont CA), Method for high temperature thermal processing with reduced convective heat loss.
Funai Takashi (Tenri JPX) Makita Naoki (Nara JPX) Yamamoto Yoshitaka (Yamatokoriyama JPX) Morita Tatsuo (Soraku-gun JPX), Method for producing crystalline semiconductor film having reduced concentration of catalyst elements for crystallizatio.
Hsu Ching-Hsiang (Hsin Chu TWX) Wong Shyh-Chyi (Taichang TWX) Liang Mong-Song (Hsinchu TWX) Chung Steve S. (Hsinchu TWX), Method of making a body contact for a MOSFET device fabricated in an SOI layer.
Yamazaki Shunpei,JPX ; Arai Yasuyuki,JPX ; Teramoto Satoshi,JPX, Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bo.
Pinker Ronald D. (Peekskill NY) Arnold Emil (Chappaqua NY) Baumgart Helmut (Mahopac NY), Process for making strain-compensated bonded silicon-on-insulator material free of dislocations.
Yuzurihara Hiroshi (Isehara JPX) Miyawaki Mamoru (Tokyo JPX) Ishizaki Akira (Atsugi JPX) Momma Genzo (Hiratsuka JPX) Kochi Tetsunobu (Hiratsuka JPX), Process for manufacturing a semiconductor device by applying a non-single-crystalline material on a sidewall inside of a.
Sugahara Kazuyuki (Hyogo JPX) Nishimura Tadashi (Hyogo JPX) Kusunoki Shigeru (Hyogo JPX) Inoue Yasuo (Hyogo JPX), Process for producing single crystal semiconductor layer and semiconductor device produced by said process.
Nishida Shoji,JPX ; Yonehara Takao,JPX ; Sakaguchi Kiyofumi,JPX ; Iwane Masaaki,JPX, Process for producing solar cell, process for producing thin-film semiconductor, process for separating thin-film semiconductor, and process for forming semiconductor.
Field Leslie A. (San Francisco CA), Process for removing sulfur from a hydrocarbon feedstream using a sulfur sorbent with alkali metal components or alkalin.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Mitsuki Toru,JPX ; Ohtani Hisashi,JPX, Semiconductor device with rod like crystals and a recessed insulation layer.
Plus Dora (South Bound Brook NJ) Smeltzer Ronald K. (Princeton Township ; Mercer County NJ), Semiconductor device with source and drain depth extenders and a method of making the same.
Yonehara Takao,JPX ; Sato Nobuhiko,JPX ; Sakaguchi Kiyofumi,JPX ; Kondo Shigeki,JPX, Semiconductor member, and process for preparing same and semiconductor device formed by use of same.
Yamazaki, Shunpei; Koyama, Jun; Miyanaga, Akiharu; Fukunaga, Takeshi, Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same.
Yamazaki,Shunpei; Koyama,Jun; Miyanaga,Akiharu; Fukunaga,Takeshi, Semiconductor thin film and method of manufacturing the same and semiconductor device and method of manufacturing the same.
Zavracky Paul M. (Norwood MA) Fan John C. C. (Chestnut Hill MA) McClelland Robert (Norwell MA) Jacobsen Jeffrey (Hollister CA) Dingle Brenda (Norton MA) Spitzer Mark B. (Sharon MA), Single crystal silicon arrayed devices for display panels.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the sa.
Shunpei Yamazaki JP; Akiharu Miyanaga JP; Jun Koyama JP; Takeshi Fukunaga JP, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
Yamazaki Shunpei,JPX ; Miyanaga Akiharu,JPX ; Koyama Jun,JPX ; Fukunaga Takeshi,JPX, Thin film semiconductor and method for manufacturing the same, semiconductor device and method for manufacturing the same.
Fukunaga, Takeshi, Process for production of SOI substrate and process for production of semiconductor device including the selective forming of porous layer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.