Techniques for forming shallow junctions are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for forming shallow junctions. The method may comprise generating an ion beam comprising molecular ions based on one or more materials selected from a group cons
Techniques for forming shallow junctions are disclosed. In one particular exemplary embodiment, the techniques may be realized as a method for forming shallow junctions. The method may comprise generating an ion beam comprising molecular ions based on one or more materials selected from a group consisting of: digermane (Ge2H6), germanium nitride (Ge3N4), germanium-fluorine compounds (GFn, wherein n=1, 2, or 3), and other germanium-containing compounds. The method may also comprise causing the ion beam to impact a semiconductor wafer.
대표청구항▼
The invention claimed is: 1. A method for forming shallow junctions, the method comprising the steps of: generating an ion beam comprising molecular ions based on ZnCxFy, wherein Z represents one or more atomic species other than carbon or hydrogen; and causing the ion beam to impact a semiconducto
The invention claimed is: 1. A method for forming shallow junctions, the method comprising the steps of: generating an ion beam comprising molecular ions based on ZnCxFy, wherein Z represents one or more atomic species other than carbon or hydrogen; and causing the ion beam to impact a semiconductor wafer. 2. The method according to claim 1, wherein the impact of the ion beam causes at least one portion of the semiconductor wafer to be amorphized prior to ion implantation of dopants into the semiconductor wafer. 3. The method according to claim 2, wherein the impact of the ion beam further causes one or more co-implant species selected from a group consisting of carbon and fluorine to be placed in one or more predetermined locations in the semiconductor wafer. 4. The method according to claim 2, further comprising: performing a low-temperature ion implantation on the semiconductor wafer to incorporate dopants into the amorphized portion of the semiconductor wafer. 5. The method according to claim 1, wherein the impact of the ion beam causes one or more co-implant species to be placed into the semiconductor wafer. 6. The method according to claim 5, wherein the one or more co-implant species are selected from a group consisting of carbon and fluorine. 7. The method according to claim 6, wherein the one or more co-implant species are placed in an end-of range area within the semiconductor wafer. 8. The method according to claim 1, wherein, during the impact of the ion beam, the semiconductor wafer is in a temperature range substantially lower than room temperature. 9. A method for forming shallow junctions, the method comprising the steps of: generating an ion beam comprising molecular ions based on one or more materials selected from a group consisting of: germanium nitride (Ge3N4) and germanium-fluorine compounds (GeFn, wherein n=1, 2, or 3); and causing the ion beam to impact a semiconductor wafer. 10. The method according to claim 1, wherein the impact of the ion beam causes at least one portion of the semiconductor wafer to be amorphized prior to ion implantation of dopants into the semiconductor wafer. 11. The method according to claim 1, further comprising: performing a first ion implantation on the semiconductor wafer to incorporate dopants into the semiconductor wafer; and performing a second ion implantation on the semiconductor wafer to place one or more co-implant species in the semiconductor wafer, the one or more co-implant species being implanted with molecular ions based on one or more materials selected from a group consisting of CF, CF2, ZnCxFy, and CxHyZn, wherein Z represents one or more atomic species other than carbon or hydrogen. 12. The method according to claim 1, further comprising: performing a first ion implantation on the semiconductor wafer to place one or more co-implant species in the semiconductor wafer, the one or more co-implant species being implanted with molecular ions based on one or more materials selected from a group consisting of CF, CF2, ZnCxFy, and CxHyZn, wherein Z represents one or more atomic species other than carbon or hydrogen; and performing a second ion implantation on the semiconductor wafer to incorporate dopants into the semiconductor wafer. 13. The method according to claim 1, further comprising: performing ion implantation on the semiconductor wafer to incorporate dopants into the semiconductor wafer, wherein, at least at the beginning of the ion implantation, a temperature of the semiconductor wafer is substantially lower than room temperature. 14. The method according to claim 13, wherein the temperature of the semiconductor wafer is lower than zero degree Celsius. 15. The method according to claim 13, wherein the temperature of the semiconductor wafer is pre-chilled to a desired temperature prior to the ion implantation. 16. The method according to claim 13, wherein the semiconductor wafer is maintained in a desired temperature range during at least a portion of the ion implantation. 17. The method according to claim 1, wherein, during the impact of the ion beam, the semiconductor wafer is in a temperature range substantially lower than room temperature. 18. An apparatus for forming shallow junctions, the apparatus comprising: an ion source assembly to generate an ion beam comprising molecular ions based on one or more materials selected from a group consisting of: germanium nitride (Ge3N4) and germanium-fluorine compounds (GeFn, wherein n=1, 2, or 3); and one or more components to cause the ion beam to impact a semiconductor wafer. 19. The apparatus according to claim 18, wherein the impact of the ion beam causes at least one portion of the semiconductor wafer to be amorphized prior to ion implantation of dopants into the semiconductor wafer. 20. The apparatus according to claim 18, being further configured to maintain the semiconductor wafer in a temperature range substantially lower than room temperature during the impact of the ion beam. 21. The apparatus according to claim 18, being further configured to perform a low-temperature ion implantation on the semiconductor wafer to incorporate dopants into an amorphized portion of the semiconductor wafer. 22. An apparatus for forming shallow junctions, the apparatus comprising: an ion source assembly to generate an ion beam comprising molecular ions based on ZnCxFy, wherein Z represents one or more atomic species other than carbon or hydrogen; and one or more components to cause the ion beam to impact a semiconductor wafer. 23. The apparatus according to claim 22, wherein the impact of the ion beam further causes one or more co-implant species selected from a group consisting of carbon and fluorine to be placed in one or more predetermined locations in the semiconductor wafer. 24. The apparatus according to claim 22, wherein the impact of the ion beam causes one or more co-implant species to be placed into the semiconductor wafer. 25. The apparatus according to claim 24, wherein the one or more co-implant species are selected from a group consisting of carbon and fluorine. 26. The apparatus according to claim 25, wherein the one or more co-implant species are placed in an end-of-range area within the semiconductor wafer. 27. The apparatus according to claim 22, wherein the impact of the ion beam causes at least one portion of the semiconductor wafer to be amorphized prior to ion implantation of dopants into the semiconductor wafer. 28. The apparatus according to claim 22, being further configured to maintain the semiconductor wafer in a temperature range substantially lower than room temperature during the impact of the ion beam. 29. The apparatus according to claim 22, being further configured to perform a low-temperature ion implantation on the semiconductor wafer to incorporate dopants into an amorphized portion of the semiconductor wafer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (13)
Kyoichi Suguro JP; Katsuya Okumura JP, Apparatus for manufacturing a semiconductor device and a method for manufacturing a semiconductor device.
Shepodd Timothy J. (330 Thrasher Ave. Livermore ; Alameda County CA 94550) Phillip Bradley L. (20976 Fairmount Blvd. Shaker Heights ; Cuyahoga County OH 44120), Materials for the scavanging of hydrogen at high temperatures.
Sato Hiroya (Tenri JPX) Kinosada Toshiaki (Izumi JPX) Nakagawa Yasuhito (Nara JPX), Method for the production of a semiconductor device by implanting fluorocarbon ions.
Ling Peiching ; Tien Tien, Process for fabricating semiconductor device with shallow p-type regions using dopant compounds containing elements of high solid solubility.
Kamata Tadashi (3-12-10-406 ; Minami-cho Kokubunji-shi ; Tokyo JPX) Honda Mitsuharu (250 ; Hitachi-wakakusaryo ; 657-5 Nogami ; Ohme-shi ; Tokyo JPX) Sugiura Jun (1-22-16 ; Kichijojihigashi-cho Musas, Semiconductor integrated circuit device, method for producing the same, and ion implanter for use in the method.
Lauer, Isaac; Leobandung, Effendi; Shahidi, Ghavam G., Device and method for forming sharp extension region with controllable junction depth and lateral overlap.
Lauer, Isaac; Leobandung, Effendi; Shahidi, Ghavam G., Device and method for forming sharp extension region with controllable junction depth and lateral overlap.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.