$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Consumer product distribution in the embedded system market 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04L-009/32
  • H04L-029/06
  • G06F-012/14
  • G06F-017/00
  • H04N-007/16
  • H04N-007/167
  • G06F-021/00
출원번호 UP-0199923 (2002-07-18)
등록번호 US-7644279 (2010-02-11)
발명자 / 주소
  • Rubin, Owen Robert
  • Murray, Eric
  • Uhrig, Nalini Praba
출원인 / 주소
  • NVIDIA Corporation
대리인 / 주소
    Patterson & Sheridan, LLP
인용정보 피인용 횟수 : 1  인용 특허 : 64

초록

Aspects for consumer product distribution in the embedded system market are described. The aspects include forming a secure network for distributing product digitation files capable of configuring operations of an adaptive computing engine (ACE), and providing an agent server within the secure netwo

대표청구항

What is claimed is: 1. A system for consumer product distribution, the system comprising: an agent server configured to: receive a digitation file from a source, wherein the digitation file comprises an interdigitated stream of data that includes configuration information and data to be processed b

이 특허에 인용된 특허 (64)

  1. Steckel Ralph J. ; Hodges ; III Edward Eugene ; Weller Herman Morris, Animal litter having the property of detecting urinary infection in felines.
  2. Bennett Toby D. ; Davis Donald J. ; Harris Jonathan C. ; Miller Ian D., Apparatus and method for constructing data for transmission within a reliable communication protocol by performing portions of the protocol suite concurrently.
  3. Giniger, Michael L.; Hilton, Warren S., Automated operation and security system for virtual private networks.
  4. Suzuki Kiyoshi,JPX ; Baxter Michael A. ; Hull Jonathan J., Automatic capture and processing of facsimile transmissions.
  5. Kawan Joseph C. (Hollywood CA) Takata Melvin M. (Hermosa Beach CA) Samulon Alfred S. (Malibu CA) Parekh Dilip J. (Los Angeles CA) Marks Harvey (Canoga Park CA) Caruthers Douglas W. (Marina Del Rey CA, Computer and telephone apparatus with user friendly interface and enhanced integrity features.
  6. Altschul Randice-Lisa ; Volpe Lee S., Disposable wireless telephone and method for call-out only.
  7. Le An Van ; Sweet William B. ; Herbert Howard Crompton, Dynamic configuration of a secure processing unit for operations in various environments.
  8. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
  9. Wittig Ralph D. ; Mohan Sundararajarao ; Carberry Richard A., FPGA configurable logic block with multi-purpose logic/memory circuit.
  10. Trimberger Stephen M., Field programmable gate array having programming instructions in the configuration bitstream.
  11. Law Edwin S. ; Buch Kiran B. ; Baxter Glenn A. ; Pang Raymond C., Hardwire logic device emulating an FPGA.
  12. Stephen L. Wasson, Heterogeneous programmable gate array.
  13. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  14. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  15. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  16. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Integrated processor and programmable data path chip for reconfigurable computing.
  17. Wong Dale ; Phillips Christopher E. ; Cooke Laurence H., Integrated processor and programmable data path chip for reconfigurable computing.
  18. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
  19. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  20. Folmsbee, Alan, Logic block used to check instruction buffer configuration.
  21. Leaver Andrew ; Heile Francis B., Mapping heterogeneous logic elements in a programmable logic device.
  22. Meggitt,Adam E.; Berthiaume,Guy H.; Caballero,Aldo Mario; Conti,Brian V.; Harper,Jeffrey Dean; Hooks, Jr.,Larry K.; Sauerwein,James T.; Soule, III,Robert M.; Yeakley,Daniel D., Memory data copying system for devices.
  23. Master Paul L. ; Hatley William T. ; Scheuermann II Walter J. ; Goodman Margaret J., Method and apparatus for adaptable digital protocol processing.
  24. Cummings Mark R., Method and apparatus for communicating information.
  25. Fisher, Jr., David L.; Radcliffe, Matthew H.; Casimiro-Garcia, Cristina; Rivera, Jorge Arturo, Method and apparatus for formatting smart cards and card readers.
  26. Paolini, Michael A.; Dutta, Rabindranath, Method and apparatus for secure distribution of software/data.
  27. Bertolet Allan Robert ; Clinton Kim P.N. ; Gould Scott Whitney ; Keyser III Frank Ray ; Reny Timothy Shawn ; Zittritsch Terrance John, Method and system for layout and schematic generation for heterogeneous arrays.
  28. Lin, Jyh-Han; Geiger, Robert L.; Smith, Ronald R.; Chan, Alan W.; Wanchoo, Sanjay, Method for authenticating a JAVA archive (JAR) for portable devices.
  29. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  30. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  31. Wang, Alex C.; Chan, Wai Alan; Lin, Jy-Han; Geiger, Robert L.; Smith, Ronald R.; Wanchoo, Sanjay, Method for enforcing a time limited software license in a mobile communication device.
  32. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  33. Harrison David A. ; Silver Joshua M. ; Soe Soren T., Method for programming complex PLD having more than one function block type.
  34. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  35. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  36. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  37. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
  38. Rabin, Michael O.; Shasha, Dennis E., Methods and apparatus for protecting information.
  39. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  40. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  41. Force Gordon (San Jose CA) Davis Timothy D. (Arlington TX) Duncan Richard L. (Bedford TX) Norcross Thomas M. (Arlington TX) Shay Michael J. (Arlington TX) Short Timothy A. (Duncanville TX), Programmable distributed personal security.
  42. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device including configuration data or user data memory slices.
  43. Katsutoshi Ito JP, Radio communication apparatus employing a rake receiver.
  44. Ebeling William Henry Carl ; Cronquist Darren Charles ; Franklin Paul David, Reconfigurable computing architecture for providing pipelined data paths.
  45. Alan David Marshall GB; Anthony Stansfield GB; Jean Vuillemin FR, Reconfigurable processor devices.
  46. Vorbach,Martin, Reconfigurable sequencer structure.
  47. Michael G. Taylor ; Charles W. Shanley ; William J. Ooms, Reconfigurable systems using hybrid integrated circuits with optical ports.
  48. Ryan Arthur ; Andrade Hugo, Reconfigurable test system.
  49. Trimberger Stephen M., Reprogrammable instruction set accelerator.
  50. Vorbach,Martin; Bretz,Daniel, Router.
  51. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
  52. Kelleher Brian M. ; Dewey Thomas E., Scalable graphics processor architecture.
  53. Watson, Jr., David M.; Stantz, Mark, Secure authentication proxy architecture for a web-based wireless intranet application.
  54. Ashe Vincent,IEX, Security system protecting data with an encryption key.
  55. Klingman Edwin E., Single chip microcontroller having down-loadable memory organization supporting "shadow" personality, optimized for bi-d.
  56. Kopp Randall L. (Irvine CA) Johnson S. Val (Anaheim CA), Single-chip self-configurable parallel processor.
  57. Iadanza Joseph Andrew (Hinesburg VT), System and method for dynamically reconfiguring a programmable gate array.
  58. Davis Donald J. ; Bennett Toby D. ; Harris Jonathan C. ; Miller Ian D. ; Edwards Stephen G., System and method for programming the hardware of field programmable gate arrays (FPGAs) and related reconfiguration resources as if they were software by creating hardware objects.
  59. Ginter Karl L. ; Shear Victor H. ; Sibert W. Olin ; Spahn Francis J. ; Van Wie David M., Systems and methods for secure transaction management and electronic rights protection.
  60. Ginter, Karl L.; Shear, Victor H.; Spahn, Francis J.; Van Wie, David M., Systems and methods for secure transaction management and electronic rights protection.
  61. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  62. Poon Tommy C. ; Bao Jay ; Mizutani Yoshiki,JPX ; Nakayama Hiroyuki,JPX, Universal modem for digital video, audio and data communications.
  63. Agrawal Prathima ; Cravatts Mark Robert ; Trotter John Andrew ; Srivastava Mani Bhushan, Wireless adapter architecture for mobile computing.
  64. Athanas Peter ; Bittner ; Jr. Ray A., Worm-hole run-time reconfigurable processor field programmable gate array (FPGA).

이 특허를 인용한 특허 (1)

  1. Asai, Mao; Hamatsu, Makoto; Tamachika, Tomoyuki; Taniguchi, Hirohito, External memory management apparatus and external memory management method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로