$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Wafer level pre-packaged flip chip systems 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/31
  • H01L-021/469
출원번호 UP-0460435 (2006-07-27)
등록번호 US-7646102 (2010-02-22)
발명자 / 주소
  • Boon, Suan Jeung
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    Schwegman, Lunberg & Woessner, P.A.
인용정보 피인용 횟수 : 82  인용 특허 : 134

초록

Flip chip packages formed at a wafer level on semiconductor wafers for electronic systems provide convenient prepackaging. The package, in one embodiment, includes an adhesive layer applied to an active side of the wafer. The adhesive layer has openings to permit access to the conductive pads on eac

대표청구항

What is claimed is: 1. An electronic system, comprising: a processor; and a pre-packaged flip chip coupled to the processor, wherein the flip chip further comprises: a first semiconductor device that includes a first side and an opposing second side, the first side including a first array of connec

이 특허에 인용된 특허 (134)

  1. Boon, Suan Jeung, Adhesive layer for an electronic apparatus having multiple semiconductor devices.
  2. Wieserman Larry F. (Apollo PA) Wefers Karl (Apollo PA) Nitowski Gary A. (Natrona PA) Martin Edward S. (New Kensington PA), Anodic phosphonic/phosphinic acid duplex coating on valve metal surface.
  3. Knuth Kenneth V. (Malvern PA) Drinkard ; Jr. John H. (Exton PA), Apparatus and method for inserting solder preforms on selected circuit board back plane pins.
  4. Williams Ronald L. (San Marcos CA) Tyra Joe B. (Carlsbad CA), Apparatus and method for protecting metal bumped integrated circuit chips during processing and for providing mechanical.
  5. Akram Salman, Apparatus for packaging flip chip bare die on printed circuit boards.
  6. Kimura Akio,JPX ; Ishinabe Ikuo,JPX, Automatic survey instrument.
  7. Murphy James V., Ball grid array including modified hard ball contacts and apparatus for attaching hard ball contacts to a ball grid arra.
  8. Lemke ; Timothy Allen ; Shultz ; Jr. ; Edmond Franklin, Carrier strip mounted electrical components.
  9. Brooks Jerry M. ; Thummel Steven G., Cavity ball grid array apparatus.
  10. Nakamura Yoshifumi,JPX ; Bessho Yoshihiro,JPX ; Itagaki Minehiro,JPX, Chip carrier.
  11. Allen Leslie J. (Swindon CA GB2) Cherian Gabe (Fremont CA) Diaz Stephen H. (Los Altos CA), Chip carrier mounting device.
  12. Allen Leslie J. (Swindon CA GB2) Cherian Gabe (Fremont CA) Diaz Stephen H. (Los Altos CA), Chip mounting device.
  13. Peter Elenius ; Harry Hollack, Chip scale package using large ductile solder balls.
  14. Kim Nam Seog,KRX ; Jang Dong Hyeon,KRX ; Kang Sa Yoon,KRX ; Kwon Heung Kyu,KRX, Chip scale packages and methods for manufacturing the chip scale packages at wafer level.
  15. Kim, Nam Seog; Jang, Dong Hyeon; Kang, Sa Yoon; Kwon, Heung Kyu, Chip scale packages manufactured at wafer level.
  16. Ball Michael B., Combination of semiconductor interconnect.
  17. Ball Michael B., Combination of semiconductor interconnect.
  18. Kovac Zlata ; Mitchell Craig ; Distefano Thomas H. ; Smith John W., Compliant interface for semiconductor chip and method therefor.
  19. Solberg Vernon, Compliant multichip package.
  20. Solberg Vernon, Compliant multichip package.
  21. Tsukagoshi Isao (Shimodate) Yamaguchi Yutaka (Yuki) Nakajima Atsuo (Ibaraki) Goto Yasushi (Shimodate JPX), Composition for circuit connection, method for connection using the same, and connected structure of semiconductor chips.
  22. Akram Salman, Conductive bumps on die for flip chip application.
  23. Svendsen ; Leo G. (Redwood City CA) Leary Rebecca A. (Milpitas CA) Geschwind Gary I. (Palo Alto CA), Connection to a component for use in an electronics assembly.
  24. Wark James M., Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  25. Wark James M., Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  26. Wark James M. (Boise ID), Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice.
  27. Booth Richard B. ; Gaynes Michael A. ; Murcko Robert M. ; Puligandla Viswanadham ; Roldan Judith M. ; Saraf Ravi ; Zalesinski Jerzy M., Direct chip attachment (DCA) with electrically conductive adhesives.
  28. Huang, Chieh-Ping; Chiang, Lian-Cherng; Tsai, Wen-Ta, Dual-chip integrated circuit package and method of manufacturing the same.
  29. Hoffman Paul R. ; Popplewell James M. ; Braden Jeffrey S., Edge connectable metal package.
  30. Goldstein Edward F. (373 Western Dr. ; #H Santa Cruz CA 95060-3053), Electrically conductive interconnection through a body of semiconductor material.
  31. Neiss Melvin A., Flame retardant adhesive composition and laminates.
  32. DeFelice Richard Alden ; Dittmann Eric William ; Sullivan Paul A., Flip chip assembly of semiconductor IC chips.
  33. Gilleo Kenneth Burton ; Blumel David, Flip chip having integral mask and underfill providing two-stage bump formation.
  34. Gilleo Ken, Flip chip with integrated flux and underfill.
  35. Gilleo Kenneth Burton ; Blumel David, Flip chip with integrated mask and underfill.
  36. Wark James M., Flip-chip on leads devices.
  37. MacIntyre,Donald M., Hermetic wafer scale integrated circuit structure.
  38. Gademann Lothar,DEX ; Flohrs Peter,DEX ; Hartmann Juergen,DEX, Hybrid circuit with an electrically conductive adhesive.
  39. Maruyama, Shigeyuki; Haseyama, Makoto; Fukaya, Futoshi; Moriya, Susumu; Miyaji, Naomi, Integrated circuit contactor, and method and apparatus for production of integrated circuit contactor.
  40. Laub Michael Frederick, Integrated circuit socket for ball grid array and land grid array lead styles.
  41. Hoang Lan H., Low cost thermally enhanced flip chip BGA.
  42. Melton Cynthia M. ; Demet George N. ; Turlik Iwona, Low-profile microelectronic package.
  43. Yamaji Yasuhiro,JPX ; Hosomi Eiichi,JPX, Manufacturing method of semiconductor device.
  44. Farnworth Warren M., Mask repattern process.
  45. Farnworth Warren M., Mask repattern process.
  46. Luu Nguyen ; Nikhil Kelkar ; Christopher Quentin ; Ashok Prabhu ; Hem P. Takiar, Method and apparatus for forming an underfill adhesive layer.
  47. Hetherington Ricky C. ; Panwar Ramesh, Method and apparatus for moderating current demand in an integrated circuit processor.
  48. Akram Salman, Method and apparatus for packaging flip chip bare die on printed circuit boards.
  49. Gillespie Byron, Method and apparatus for providing emulator overlay memory support for ball grid array microprocessor packages.
  50. Hembree David R. ; Farnworth Warren M. ; Wood Alan G., Method and apparatus for testing an unpackaged semiconductor die.
  51. Brown Vernon L., Method for attaching an electronic device.
  52. Akram Salman, Method for fabricating microbump interconnect for bare semiconductor dice.
  53. Akram Salman, Method for fabricating microbump interconnect for bare semiconductor dice.
  54. Lu, Szu-Wei; Lu, Ming; Lin, Jyh-Rong, Method for forming a wafer level package incorporating a multiplicity of elastomeric blocks and package formed.
  55. Yoshizawa Tetsuo,JPX ; Miyazaki Toyohide,JPX ; Kondo Hiroshi,JPX ; Terayama Yoshimi,JPX ; Sakaki Takashi,JPX, Method for forming an electrical circuit member.
  56. Stansbury Darryl M., Method for forming bumps on a semiconductor die using applied voltage pulses to an aluminum wire.
  57. Elenius Peter ; Hollack Harry, Method for forming chip scale package.
  58. Aulicino Anthony M. (North York CAX) Lyn Robert J. (Richmond Hill CAX), Method for forming solder balls on a substrate.
  59. Vindasius Alfons ; Sautter Kenneth M., Method for forming vertical interconnect process for silicon segments with thermally conductive epoxy preform.
  60. Kung, Ling-Chen; Chen, Kuo-Chuan; Uang, Ruoh-Huey; Lu, Szu-Wei, Method for forming wafer level package.
  61. Okuno Atsushi,JPX ; Nagai Koichiro,JPX ; Fujita Noriko,JPX ; Ishikawa Yuki,JPX ; Oyama Noritaka,JPX ; Hashimoto Tsunekazu,JPX, Method for production of semiconductor package.
  62. Akram Salman ; Brooks Jerry M., Method of constructing stacked packages.
  63. Akram Salman ; Brooks Jerry M., Method of constructing stacked packages.
  64. Wark James M., Method of fabricating flip-chip on leads devices and resulting assemblies.
  65. Danner Paul A. (Beaverton OR), Method of fabricating solder ball array.
  66. Akram Salman, Method of forming conductive bumps on die for flip chip applications.
  67. Farnworth Warren M., Method of forming overmolded chip scale package and resulting product.
  68. Solberg Vernon, Method of making a compliant multichip package.
  69. Buchoff Leonard S. (Bloomfield NJ) Kosiarski Joseph P. (Englishtown NJ) Dalamangas Chris A. (Union NJ), Method of making electrically conductive connector.
  70. Akram Salman (Boise ID) Wood Alan G. (Boise ID) Farnworth Warren M. (Nampa ID), Method of producing a single piece package for semiconductor die.
  71. Lin Paul T. (Austin TX), Method of transferring solder balls onto a semiconductor device.
  72. Chen Yu ; Gerber Joel A. ; Hogerton Peter B., Methods for making z-axis electrical connections.
  73. Distefano Thomas H. ; Fjelstad Joseph, Methods for providing void-free layers for semiconductor assemblies.
  74. Akram Salman, Microbump interconnect for bore semiconductor dice.
  75. Smith John W., Microelectronic connections with liquid conductive elements.
  76. Vu, Quat T.; Li, Jian; Towle, Steven, Microelectronic substrate with integrated devices.
  77. Akram Salman ; Hembree David R. ; Farnworth Warren M., Micromachined chip scale package.
  78. Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
  79. Love David G. (Pleasanton CA), Module test card.
  80. Patel, Chirag S.; Martin, Kevin; Meindl, James D., Monolithically-fabricated compliant wafer-level package with wafer level reliability and functionality testability.
  81. Hsuan Min-Chih,TWX ; Lin Cheng-Te,TWX, Multi-chip chip scale package.
  82. Reid Gilbert R. (Norristown PA), Multiple solder pre-form with non-fusible web.
  83. Bolde Lannie R. ; Gruber Peter Alfred ; Lei Chon Cheong, Plastic solder array using injection molded solder.
  84. Fillion Raymond Albert ; Whitmore Barry Scott ; Korman Charles Steven ; Esser Albert Andreas Maria, Power overlay chip scale packages for discrete power devices.
  85. Kawakami Minoru,JPX ; Yano Mitsuhiro,JPX ; Yamashita Yasunori,JPX ; Souno Hidetoshi,JPX, Power semiconductor device and method for manufacturing the same.
  86. Kata Keiichiro,JPX ; Matsuda Shuichi,JPX, Process for adhesively bonding a semiconductor chip to a carrier film.
  87. Pasch Nicholas F. (Pacifica CA), Process for interconnecting conductive substrates using an interposer having conductive plastic filled vias.
  88. Hayes Donald J., Process for manufacturing metal ball electrodes for a semiconductor device.
  89. Badehi Pierre,ILX, Process for manufacturing solder leads on a semiconductor device package.
  90. Wood Alan G. ; Farnworth Warren M., Process for packaging a semiconductor die using dicing and testing.
  91. Shinji Ohuchi JP; Harufumi Kobayashi JP; Yasushi Shiraishi JP, Resin-encapsulated semiconductor device.
  92. Kevin Kwong-Tai Chung, Rigid adhesive underfill preform, as for a flip-chip device.
  93. Mitchell Craig ; Warner Mike ; Behlen Jim, Semiconductor chip assembly.
  94. Abe Masaaki,JPX, Semiconductor chip package.
  95. Ik Seong Park KR; In Soo Kang KR, Semiconductor chip package and fabrication method thereof.
  96. Hara Akitoshi (Suwa JPX), Semiconductor device and its manufacturing method.
  97. Nitta Yoshiki,JPX, Semiconductor device and method for fabricating the same.
  98. Hanaoka, Terunao; Ito, Haruki; Nozawa, Kazuhiko, Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument.
  99. Hiroshi Haji JP; Shoji Sakemi JP, Semiconductor device and method of manufacturing the same.
  100. Kenji Toyosawa JP, Semiconductor device and method of manufacturing the same.
  101. Nozawa Kazuhiko,JPX, Semiconductor device and method of manufacturing the same, circuit board and electronic instrument.
  102. Yamashita Taturou,JPX ; Takenaka Masashi,JPX, Semiconductor device and semiconductor device unit having ball-grid-array type package structure.
  103. Pasch Nicholas F., Semiconductor device assembly techniques using preformed planar structures.
  104. Matsuki,Hirohisa; Aiba,Yoshitaka; Sato,Mitsutaka; Okamato,Tadahiro, Semiconductor device having a plurality of semiconductor chips and method for manufacturing the same.
  105. Yoshitaka Aiba JP; Mitsutaka Sato JP; Toshio Hamano, Semiconductor device having a plurality of semiconductor elements interconnected by a redistribution layer.
  106. Taniguchi, Fumihiko; Takashima, Akira, Semiconductor device having an interconnecting post formed on an interposer within a sealing resin.
  107. Moriya Susumu,JPX ; Fukasawa Norio,JPX ; Youda Shirou,JPX, Semiconductor device in which chip electrodes are connected to terminals arranged along the periphery of an insulative board.
  108. Capote Miguel A. ; Zhou Zhiming ; Zhu Xiaoqi ; Zhou Ligui, Semiconductor flip-chip package and method for the fabrication thereof.
  109. Miguel Albert Capote ; Xiaoqi Zhu ; Robert Vinson Burress ; Yong-Joon Lee, Semiconductor flip-chip package and method for the fabrication thereof.
  110. Raiser George F. ; Turturro Gregory, Semiconductor package.
  111. Sasaki, Takaaki, Semiconductor package for three-dimensional mounting, fabrication method thereof, and semiconductor device.
  112. Akram Salman ; Brooks Jerry Michael, Semiconductor structure having stacked semiconductor devices.
  113. Akram Salman ; Wood Alan G. ; Farnworth Warren M., Single piece package for semiconductor die.
  114. Noel Raymond (Menlo Park CA) Robinson William M. (Palo Alto CA) Cherian Gabe (Fremont CA) Clifford Thomas H. (Half Moon Bay CA) Carlomagno William D. (Redwood City CA) Deasy William M. (Redwood City , Solder delivery systems.
  115. Dyce John W. (Sidney NY) Buczak Ronald F. (Poughkeepsie NY), Solder pack and method of manufacture thereof.
  116. Park Sang Wook,KRX ; Cho Soon Jin,KRX, Stack package and method of fabricating the same.
  117. Akram Salman, Stacked leads-over chip multi-chip module.
  118. Akram Salman, Stacked leads-over-chip multi-chip module.
  119. Lizabeth Ann Keser ; Treliant Fang, Stress compensation composition and semiconductor component formed using the stress compensation composition.
  120. Lee, Jin-Yuan, Structure of high performance combo chip and processing method.
  121. Farnworth Warren M., Surface mount IC using silicon vias in an area array format or same size as die array.
  122. Chia Chok J. ; Lim Seng Sooi ; Alagaratnam Maniam, System and method for packaging an integrated circuit using encapsulant injection.
  123. Masayuki Hosono JP; Norio Okabe JP; Yasuharu Kameyama JP, Tape carrier for BGA and semiconductor device using the same.
  124. Nguyen Luu ; Takiar Hem P. ; Warner Ethan ; Mostafazadeh Shahram ; Smith Joseph O., Techniques for wafer level molding of underfill encapsulant.
  125. Hembree David R. (Boise ID) Farnworth Warren M. (Nampa ID), Temporary connection of semiconductor die using optical alignment techniques.
  126. Wark James M. ; Akram Salman, Thin film capacitor coupons for memory modules and multi-chip modules.
  127. Gajda, Mark A., Trench-gate semiconductor devices, and their manufacture.
  128. Benenati Joseph A. ; Chen William T.,SGX ; Fanti Lisa A. ; Howell Wayne J. ; Knickerbocker John U., Underfill preform interposer for joining chip to substrate.
  129. Akram Salman ; Farnworth Warren M., Use of nitrides for flip-chip encapsulation.
  130. Duesman Kevin G. ; Farnworth Warren M., Utilization of die repattern layers for die internal connections.
  131. Wen-Ken Yang TW, Wafer level package and the process of the same.
  132. Lin Mou-Shiung,TWX, Wafer scale packaging scheme.
  133. Khandros Igor Y. (Peekskill NY) Distefano Thomas H. (Bronxville NY), Wafer-scale techniques for fabrication of semiconductor chip assemblies.
  134. Brofman Peter J. ; Knickerbocker John U. ; Ray Sudipta K. ; Stalter Kathleen A., Z-axis compressible polymer with fine metal matrix suspension.

이 특허를 인용한 특허 (82)

  1. Caskey, Terrence; Mohammed, Ilyas; Uzoh, Cyprian Emeka; Woychik, Charles G.; Newman, Michael; Monadgemi, Pezhman; Co, Reynaldo; Chau, Ellis; Haba, Belgacem, BVA interposer.
  2. Subido, Willmar; Co, Reynaldo; Zohni, Wael; Prabhu, Ashok S., Ball bonding metal wire bond wires to metal pads.
  3. Haba, Belgacem; Mohammed, Ilyas; Wang, Liang, Batch process fabrication of package-on-package microelectronic assemblies.
  4. Haba, Belgacem; Mohammed, Ilyas; Wang, Liang, Batch process fabrication of package-on-package microelectronic assemblies.
  5. Haba, Belgacem; Mohammed, Ilyas; Wang, Liang, Batch process fabrication of package-on-package microelectronic assemblies.
  6. Katkar, Rajesh; Gao, Guilian; Woychik, Charles G.; Zohni, Wael, Bond via array for thermal conductivity.
  7. Uzoh, Cyprian Emeka; Katkar, Rajesh, Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects.
  8. DeLaCruz, Javier A.; Awujoola, Abiola; Prabhu, Ashok S.; Lattin, Christopher W.; Sun, Zhuowen, Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces.
  9. Haba, Belgacem; Mohammed, Ilyas, Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation.
  10. Katkar, Rajesh, Fine pitch BVA using reconstituted wafer with area array accessible for testing.
  11. Katkar, Rajesh, Fine pitch BVA using reconstituted wafer with area array accessible for testing.
  12. Mohammed, Ilyas; Beroz, Masud, Heat spreading substrate with embedded interconnects.
  13. Kilger, Thomas, Integrated system and method of making the integrated system.
  14. Katkar, Rajesh; Uzoh, Cyprian Emeka, Low CTE component with wire bond interconnects.
  15. Katkar, Rajesh; Uzoh, Cyprian Emeka, Low CTE component with wire bond interconnects.
  16. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Method for making a microelectronic assembly having conductive elements.
  17. Co, Reynaldo; Mirkarimi, Laura, Method for package-on-package assembly with wire bonds to encapsulation surface.
  18. Co, Reynaldo; Mirkarimi, Laura, Method for package-on-package assembly with wire bonds to encapsulation surface.
  19. Zhao, Zhijun; Alatorre, Roseann, Method of forming a component having wire bonds and a stiffening layer.
  20. Mohammed, Ilyas, Method of forming a wire bond having a free end.
  21. Mohammed, Ilyas; Haba, Belgacem, Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation.
  22. Mohammed, Ilyas; Haba, Belgacem, Microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation.
  23. Mohammed, Ilyas; Haba, Belgacem, Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation.
  24. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Microelectronic assembly for microelectronic packaging with bond elements to encapsulation surface.
  25. Haba, Belgacem; Crisp, Richard Dewitt; Zohni, Wael, Microelectronic element with bond elements to encapsulation surface.
  26. Prabhu, Ashok S.; Katkar, Rajesh, Microelectronic package for wafer-level chip scale packaging with fan-out.
  27. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  28. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  29. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  30. Haba, Belgacem, Microelectronic package with terminals on dielectric mass.
  31. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Microelectronic packages and methods therefor.
  32. Haba, Belgacem; Kang, Teck-Gyu; Mohammed, Ilyas; Chau, Ellis, Microelectronic packages and methods therefor.
  33. Uzoh, Cyprian Emeka; Katkar, Rajesh, Multiple bond via arrays of different wire heights on a same substrate.
  34. Uzoh, Cyprian Emeka; Katkar, Rajesh, Multiple bond via arrays of different wire heights on a same substrate.
  35. Haba, Belgacem; Co, Reynaldo; Cizek, Rizza Lee Saga; Zohni, Wael, Off substrate kinking of bond wire.
  36. Haba, Belgacem; Co, Reynaldo; Saga Cizek, Rizza Lee; Zohni, Wael, Off substrate kinking of bond wire.
  37. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  38. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  39. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  40. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  41. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young, Package-on-package assembly with wire bond vias.
  42. Chau, Ellis; Co, Reynaldo; Alatorre, Roseann; Damberg, Philip; Wang, Wei-Shun; Yang, Se Young; Zhao, Zhijun, Package-on-package assembly with wire bond vias.
  43. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  44. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  45. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  46. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  47. Sato, Hiroaki; Kang, Teck-Gyu; Haba, Belgacem; Osborn, Philip R.; Wang, Wei-Shun; Chau, Ellis; Mohammed, Ilyas; Masuda, Norihito; Sakuma, Kazuo; Hashimoto, Kiyoaki; Inetaro, Kurosawa; Kikuchi, Tomoyuki, Package-on-package assembly with wire bonds to encapsulation surface.
  48. Prabhu, Ashok S.; Katkar, Rajesh, Packaged microelectronic device for a package-on-package device.
  49. Haba, Belgacem; Mohammed, Ilyas, Pin attachment.
  50. Co, Reynaldo; Villavicencio, Grant; Zohni, Wael, Pressing of wire bond wire tips to provide bent-over tips.
  51. Mohammed, Ilyas, Reconstituted wafer-level package DRAM.
  52. Mohammed, Ilyas, Reconstituted wafer-level package dram with conductive interconnects formed in encapsulant at periphery of the package.
  53. Kim, Soonbum, Semiconductor package, method of fabricating the same, and semiconductor module.
  54. Haba, Belgacem; Co, Reynaldo; Saga Cizek, Rizza Lee; Zohni, Wael, Severing bond wire by kinking and twisting.
  55. Haba, Belgacem, Stackable molded microelectronic packages.
  56. Haba, Belgacem, Stackable molded microelectronic packages.
  57. Haba, Belgacem, Stackable molded microelectronic packages.
  58. Haba, Belgacem, Stackable molded microelectronic packages.
  59. Haba, Belgacem, Stackable molded microelectronic packages.
  60. Haba, Belgacem, Stackable molded microelectronic packages with area array unit connectors.
  61. Haba, Belgacem, Stackable molded microelectronic packages with area array unit connectors.
  62. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  63. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  64. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  65. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  66. Haba, Belgacem; Mitchell, Craig S.; Beroz, Masud, Stacked packaging improvements.
  67. Villavicencio, Grant; Lee, Sangil; Alatorre, Roseann; Delacruz, Javier A.; McGrath, Scott, Stiffened wires for offset BVA.
  68. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Structure for microelectronic packaging with bond elements to encapsulation surface.
  69. Haba, Belgacem; Mohammed, Ilyas; Caskey, Terrence; Co, Reynaldo; Chau, Ellis, Structure for microelectronic packaging with bond elements to encapsulation surface.
  70. Haba, Belgacem; Mohammed, Ilyas, Structure for microelectronic packaging with terminals on dielectric mass.
  71. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  72. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  73. Mohammed, Ilyas, Substrate-less stackable package with wire-bond interconnect.
  74. Boon, Suan Jeung, Wafer level pre-packaged flip chip.
  75. Boon, Suan Jeung, Wafer level pre-packaged flip chip system.
  76. Katkar, Rajesh; Vu, Tu Tam; Lee, Bongsub; Bang, Kyong-Mo; Li, Xuan; Huynh, Long; Guevara, Gabriel Z.; Agrawal, Akash; Subido, Willmar; Mirkarimi, Laura Wills, Wafer-level packaging using wire bond wires in place of a redistribution layer.
  77. Co, Reynaldo; Zohni, Wael; Cizek, Rizza Lee Saga; Katkar, Rajesh, Wire bond support structure and microelectronic package including wire bonds therefrom.
  78. Co, Reynaldo; Zohni, Wael; Saga Cizek, Rizza Lee; Katkar, Rajesh, Wire bond support structure and microelectronic package including wire bonds therefrom.
  79. Awujoola, Abiola; Sun, Zhuowen; Zohni, Wael; Prabhu, Ashok S.; Subido, Willmar, Wire bond wires for interference shielding.
  80. Awujoola, Abiola; Sun, Zhuowen; Zohni, Wael; Prabhu, Ashok S.; Subido, Willmar, Wire bond wires for interference shielding.
  81. Huang, Shaowu; Delacruz, Javier A., Wire bonding method and apparatus for electromagnetic interference shielding.
  82. Prabhu, Ashok S.; Katkar, Rajesh, ‘RDL-First’ packaged microelectronic device for a package-on-package device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로