An electro-optical display device comprising a first substrate having an insulating surface, at least one thin film transistor formed over the first substrate, the thin film transistor comprising a channel region, source and drain regions with the channel region extending in between, a gate insulati
An electro-optical display device comprising a first substrate having an insulating surface, at least one thin film transistor formed over the first substrate, the thin film transistor comprising a channel region, source and drain regions with the channel region extending in between, a gate insulating film adjacent to the channel region, and a gate electrode adjacent to the gate insulating film, a pixel electrode formed over a leveling film or over an interlayer insulating film and electrically connected to one of the source and drain regions of the thin film transistor, and color filters or black stripes comprising a resin formed over a second substrate. A leveling film may be formed over the at least one thin film transistor, the color filters or the black stripes. The device may comprise a second leveling film or a common electrode.
대표청구항▼
What is claimed is: 1. An electro-optical display device comprising: a first substrate having an insulating surface; at least one thin film transistor formed over said first substrate, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain
What is claimed is: 1. An electro-optical display device comprising: a first substrate having an insulating surface; at least one thin film transistor formed over said first substrate, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; a leveling film comprising an organic resin formed over said electrode, wherein said leveling film has a third contact hole; and a pixel electrode formed over said leveling film and electrically connected to said electrode through said third contact hole, wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole is located apart from said first contact hole and said second contact hole, and wherein said pixel electrode is transparent. 2. An electro-optical display device comprising: a first substrate having an insulating surface; at least one thin film transistor formed over said first substrate, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; a leveling film comprising an organic resin formed over said electrode, wherein said leveling film has a third contact hole; and a pixel electrode formed over said leveling film and electrically connected to said electrode through said third contact hole, wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole does not overlap said first contact hole and said second contact hole, and wherein said pixel electrode is transparent. 3. An electro-optical display device comprising: a first substrate having an insulating surface; a blocking layer formed over said first substrate; at least one thin film transistor formed over said blocking layer, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; an organic resin film formed over said electrode, wherein said organic resin film has a third contact hole; and a pixel electrode formed over said organic resin film and electrically connected to said electrode through said third contact hole, wherein said pixel electrode contacts said electrode in said third contact hole; wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole does not overlap said first contact hole and said second contact hole, wherein said semiconductor film is surrounded by said blocking layer and said gate insulating film, and wherein said pixel electrode is transparent. 4. A camera having an active matrix type display device, said active matrix type display device comprising: a first substrate having an insulating surface; at least one thin film transistor formed over said first substrate, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; a leveling film comprising an organic resin formed over said electrode, wherein said leveling film has a third contact hole; and a pixel electrode formed over said leveling film and electrically connected to said electrode through said third contact hole, wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole is located apart from said first contact hole and said second contact hole, and wherein said pixel electrode is transparent. 5. A camera having an active matrix type display device, said active matrix type display device comprising: a first substrate having an insulating surface; at least one thin film transistor formed over said first substrate, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; a leveling film comprising an organic resin formed over said electrode, wherein said leveling film has a third contact hole; and a pixel electrode formed over said leveling film and electrically connected to said electrode through said third contact hole, wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole does not overlap said first contact hole and said second contact hole, and wherein said pixel electrode is transparent. 6. A camera having an active matrix type display device, said active matrix type display device comprising: a first substrate having an insulating surface; a blocking layer formed over said first substrate; at least one thin film transistor formed over said blocking layer, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed on said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; an organic resin film formed over said electrode, wherein said organic resin film has a third contact hole; and a pixel electrode formed over said organic resin film and electrically connected to said electrode through said third contact hole, wherein said pixel electrode contacts said electrode in said third contact hole; wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole does not overlap said first contact hole and said second contact hole, wherein said semiconductor film is surrounded by said blocking layer and said gate insulating film, and wherein said pixel electrode is transparent. 7. An electro-optical display device comprising: a first substrate having an insulating surface; a blocking layer formed over said first substrate; at least one thin film transistor formed over said blocking layer, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; an organic resin film formed over said electrode, wherein said organic resin film has a third contact hole; and a pixel electrode formed over said organic resin film and electrically connected to said electrode through said third contact hole, wherein said pixel electrode contacts said electrode in said third contact hole; wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole is located apart from said first contact hole and said second contact hole, wherein said semiconductor film is surrounded by said blocking layer and said gate insulating film, and wherein said pixel electrode is transparent. 8. A camera having an active matrix type display device, said active matrix type display device comprising: a first substrate having an insulating surface; a blocking layer formed over said first substrate; at least one thin film transistor formed over said blocking layer, said thin film transistor comprising a semiconductor film including a channel forming region, and source and drain regions with said channel forming region extending therebetween, a gate insulating film covering the semiconductor film, and a gate electrode over said gate insulating film, wherein said gate insulating film has a first contact hole; an interlayer insulating film formed over said thin film transistor, wherein said interlayer insulating film has a second contact hole and is in contact with said gate electrode; an electrode formed over said interlayer insulating film and electrically connected to one of said source and drain regions through said first contact hole and said second contact hole, wherein said electrode is in contact with said one of said source and drain regions in said first contact hole; an organic resin film formed over said electrode, wherein said organic resin film has a third contact hole; and a pixel electrode formed over said organic resin film and electrically connected to said electrode through said third contact hole, wherein said pixel electrode contacts said electrode in said third contact hole; wherein said gate insulating film contains fluorine and is in contact with a top surface and side surfaces of the semiconductor film, wherein said third contact hole is located apart from said first contact hole and said second contact hole, wherein said semiconductor film is surrounded by said blocking layer and said gate insulating film, and wherein said pixel electrode is transparent. 9. The electro-optical display device according to any one of claims 1, 2 and 3, further comprising a liquid crystal and a second substrate wherein said liquid crystal is disposed between said first substrate and said second substrate. 10. The electro-optical device according to any one of claims 1 and 2, wherein said leveling film comprises polyimide. 11. The electro-optical display device according to any one of claims 1, 2, 3 and 7, wherein said electro-optical display device is a liquid crystal display device. 12. The electro-optical display device according to any one of claims 1, 2, 3 and 7, wherein said gate electrode does not overlap said pixel electrode. 13. The electro-optical display device according to any one of claims 3 and 7, wherein said blocking layer is a silicon oxide film. 14. The electro-optical device according to any one of claim 3 and 7, wherein said organic resin film comprises polyimide. 15. The electro-optical device according to any one of claim 1, 2, 3 and 7, wherein said channel forming region comprises crystalline silicon. 16. The electro-optical device according to any one of claim 1, 2, 3 and 7, wherein said gate insulating film is a silicon oxide film. 17. The camera according to any one of claims 4, 5 and 6 further comprising a liquid crystal and a second substrate wherein said liquid crystal is disposed between said first substrate and said second substrate. 18. The camera according to any one of claims 4 and 5 wherein said leveling film comprises polyimide. 19. The camera according to any one of claims 4, 5 and 6 wherein said channel forming region comprises crystalline silicon. 20. The camera according to any one of claims 4, 5 and 6 wherein said gate insulating film is a silicon oxide film. 21. The camera according to any one of claims 4, 5, 6 and 8, wherein said gate electrode does not overlap said pixel electrode. 22. The camera according to any one of claims 6 and 8, wherein said blocking layer is a silicon oxide film. 23. The electro-optical display device according to claim 7, further comprising a liquid crystal and a second substrate wherein said liquid crystal is disposed between said first substrate and said second substrate. 24. The camera according to claim 8, further comprising a liquid crystal and a second substrate wherein said liquid crystal is disposed between said first substrate and said second substrate. 25. The camera according to any one of claim 6 and 8, wherein said organic resin film comprises polyimide. 26. The camera according to claim 8, wherein said channel forming region comprises crystalline silicon. 27. The camera according to claim 8, wherein said gate insulating film is a silicon oxide film.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (177)
Unagami Takashi (Katsuta JPX) Tsujiyama Bunjiro (Mito JPX), AC Drive type electroluminescent display device.
Kahn Frederic J. (Palo Alto CA), Active matrix liquid crystal liquid crystal light valve including a dielectric mirror upon a leveling layer and having f.
Motai Noboru (Tochigi JPX) Ogiwara Yoshihisa (Tochigi JPX) Kanda Yasunari (Tokyo JPX), Amorphous silicon thin film transistor and method of manufacturing the same.
Kikuchi Isako (Osaka JPX) Ota Isao (Osaka JPX) Takeda Mamoru (Takatsuki JPX) Kiyokawa Seiji (Nagasaki JPX), Dot matrix display panel with a thin film transistor and method of manufacturing same.
Yamazaki Shunpei (Tokyo JPX) Mase Akira (Atsugi JPX) Hiroki Masaaki (Isehara JPX), Electro-optical device and driving having an improved electrode and driving arrangement.
Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX) Zhang Hongyong (Kanagawa JPX), Insulated gate field effect semiconductor devices having a LDD region and an anodic oxide film of a gate electrode.
Shindo Hitoshi (Isehara JPX) Nakayama Jun (Atsugi JPX), Liquid crystal device and method for producing the same with metal spacer in hole of thin film device\s insulator.
Yoshino Thunekazu (Kamakura JPX) Sonoda Tomiya (Machida JPX), Liquid crystal display device and color filter for use with the liquid crystal display device with two resin layers over.
Hamaguchi Tsueno (Tokyo JPX) Hirai Yoshihiko (Tokyo JPX) Kaneko Setsuo (Tokyo JPX), Liquid crystal display device having display and driver sections on a single board.
Fujiwara Sayuri (Nara JPX) Hatano Akitsugu (Nara JPX), Liquid crystal display element of optical writing type with light absorbing layer including inorganic pigment and leveli.
Hashimoto Yoichiro (Yokohama JPX) Misono Hideo (Yokohama JPX), Liquid crystal television set having driving circuit on peripheral portion and method of fabrication of image display se.
Wilson Syd R. (Phoenix AZ) Gregory Richard B. (Phoenix AZ) Varker Charles J. (Scottsdale AZ), Means and method for stabilizing polycrystalline semiconductor layers.
Wilson Syd. R. (Phoenix AZ) Gregory Richard B. (Phoenix AZ) Varker Charles J. (Scottsdale AZ), Means for stabilizing polycrystalline semiconductor layers.
Kawachi Genshiro (Hitachi JPX) Mimura Akio (Katsuta JPX) Konishi Nobutake (Hitachiota JPX) Ono Kikuo (Hitachi JPX) Suzuki Takashi (Hitachi JPX), Method for fabricating a thin film transistor using a silicide as an etch mask.
Yamazaki Shunpei (Tokyo JPX) Mase Akira (Aichi JPX) Hiroki Masaaki (Kanagawa JPX), Method for forming thin film transistors with anodic oxide on sides of gate line.
Kimura Minoru (Kawasaki JPX), Method of controlling channel length by implanting through polycrystalline and single crystalline regions followed by di.
Guha Subhendu (Troy MI) Ovshinsky Stanford R. (Bloomfield Hills MI), Method of fabricating n-type and p-type microcrystalline semiconductor alloy material including band gap widening elemen.
Tran Nang T. (Cottage Grove MN) Loeding Neil W. (Wills Point TX) Nins ; deceased David V. (late of St. Paul MN by Mary J. Nins ; legal representative), Method of making a solid state electromagnetic radiation detector.
Wilson Syd R. (Phoenix AZ) Gregory Richard B. (Phoenix AZ) Varker Charles J. (Scottsdale AZ), Method of preventing hillock formation in polysilicon layer by oxygen implanation.
Bigelow John E. (Clifton Park NY), Proportioning the address and data signals in a r.m.s. responsive display device matrix to obtain zero cross-talk and ma.
Parks Harold G. (Scotia NY) Piper William W. (Scotia NY) Possin George E. (Schenectady NY), Protective tab structure for use in the fabrication of matrix addressed thin film transistor liquid crystal displays.
Nakagiri Takashi (Tokyo JPX) Hirai Yutaka (Tokyo JPX) Osada Yoshiyuki (Yokosuka JPX), Semiconductor device having a thin layer comprising germanium atoms as a matrix with a restricted range of hydrogen atom.
Tran Nang T. (Cottage Grove MN) Loeding Neil W. (Wills Point TX) Nins ; deceased David V. (late of St. Paul MN by Mary J. Nins ; administrator), Solid state electromagnetic radiation detector with planarization layer.
Gillette Glynn G. (Flemington NJ) Stewart Roger G. (Neshanic Station NJ) Fischer John T. (Princeton NJ), System for applying grey scale codes to the pixels of a display device.
Wakai Haruo (Tokyo JPX) Yamamura Nobuyuki (Tokyo JPX) Sato Syunichi (Kawagoe JPX) Kanbara Minoru (Tokyo JPX), Thin film transistor and method of manufacturing the same.
Wakai Haruo (Fussa JPX) Yamamura Nobuyuki (Hachioji JPX) Sato Syunichi (Kawagoe JPX) Kanbara Minoru (HAchioji JPX), Thin film transistor array having single light shield layer over transistors and gate and drain lines.
Hirakata, Yoshiharu; Nishi, Takeshi; Yamazaki, Shunpei, Liquid crystal display device having a gap retaining member made of resin formed directly over the driver circuit.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.