Methods and apparatus for EMI shielding in multi-chip modules
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/00
H01L-023/552
H01L-023/12
H01L-023/053
출원번호
UP-0765170
(2007-06-19)
등록번호
US-7648858
(2010-02-22)
발명자
/ 주소
Tang, Jinbang
Lin, Jong-Kai
출원인 / 주소
Freescale Semiconductor, Inc.
대리인 / 주소
Ingrassia, Fisher & Lorenz, P.C.
인용정보
피인용 횟수 :
41인용 특허 :
12
초록▼
Methods and structures provide a shielded multi-layer package for use with multi-chip modules and the like. A substrate (102) (e.g., chip carrier) has an adhesive layer (104), where electronic components (106, 108) are attached. An insulating layer (110) is formed over the plurality of electronic co
Methods and structures provide a shielded multi-layer package for use with multi-chip modules and the like. A substrate (102) (e.g., chip carrier) has an adhesive layer (104), where electronic components (106, 108) are attached. An insulating layer (110) is formed over the plurality of electronic components, and a conductive encapsulant structure (115) is formed over the insulating layer. The adhesive layer is detached from the electronic components, and multi-layer circuitry (140) is formed over, and in electrical communication with, the plurality of electronic components. A shielding via (150) is formed through the multilayer circuitry such that it contacts the conductive encapsulant.
대표청구항▼
What is claimed is: 1. A method of manufacturing a multi-layer package structure, comprising: providing a substrate having an adhesive layer thereon; attaching first surfaces of a plurality of electronic components to the adhesive layer, wherein the plurality of electronic components have the first
What is claimed is: 1. A method of manufacturing a multi-layer package structure, comprising: providing a substrate having an adhesive layer thereon; attaching first surfaces of a plurality of electronic components to the adhesive layer, wherein the plurality of electronic components have the first surfaces and second surfaces that are opposite the first surfaces; forming an insulating layer with first portions disposed in contact with the second surfaces of the plurality of electronic components and with second portions disposed in contact with the adhesive layer; forming an electrically conductive encapsulant structure over the insulating layer, resulting in a structure in which the first portions of the insulating layer are positioned between the conductive encapsulant structure and the second surfaces of the plurality of electronic components, and in which the second portions of the insulating layer are positioned between the adhesive layer and the conductive encapsulant structure; detaching the adhesive layer from the first surfaces of the plurality of electronic components and the second portions of the insulating layer; forming multi-layer circuitry over, and in electrical communication with, the first surfaces of the plurality of electronic components; and forming a shielding via through the multilayer circuitry and the second portions of the insulating layer such that the shielding via directly contacts the conductive encapsulant structure. 2. The method of claim 1, further including forming a local insulating layer on the adhesive layer prior to forming the conductive encapsulant. 3. The method of claim 1, further including reducing the thickness of the conductive encapsulant layer. 4. The method of claim 1, wherein the conductive encapsulant comprises conductive plastic mold compound. 5. The method of claim 1, wherein forming the insulating layer includes depositing a polymer layer. 6. The method of claim 1, wherein forming the multilayer circuitry includes forming at least one signal via for transmitting signals between the plurality of components. 7. A method of shielding a plurality of electronic components from electromagnetic interference (EMI), wherein the plurality of electronic components have first surfaces and second surfaces that are opposite the first surfaces, comprising: embedding the plurality of electronic components within an electrically conductive encapsulant structure such that first portions of an insulating layer are provided between the electrically conductive encapsulant structure and the second surfaces of the electronic components, and such that second portions of the insulating layer are provided between the plurality of electronic components and coplanar with the first surfaces; forming at least one shielding via through the second portions of the insulating layer and in electrical contact with the electrically conductive encapsulant structure; and forming multi-layer circuitry over, and in electrical communication with, the first surfaces of the plurality of electronic components, wherein the at least one shielding via directly contacts the electrically conductive encapsulant structure through the multi-layer circuitry and the second portions of the insulating layer. 8. The method of claim 7, further including forming a local insulating layer between at least one of the plurality of electronic components and the conductive encapsulant. 9. The method of claim 7, wherein forming the local shielding layer includes forming a layer of epoxy or ceramic. 10. The method of claim 7, wherein the conductive encapsulant comprises a material selected from the group consisting of aluminum, copper, nickel iron, tin, and zinc. 11. The method of claim 7, wherein the insulating layer is provided by depositing a polymer layer. 12. The method of claim 10, wherein depositing the polymer layer includes depositing a polyimide layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (12)
Leal, George R.; Zhao, Jie-Hua; Prack, Edward R.; Wenzel, Robert J.; Sawyer, Brian D.; Wontor, David G.; Mangrum, Marc Alan, Circuit device with at least partial packaging and method for forming.
Leal, George R.; Zhao, Jie-Hua; Prack, Edward R.; Wenzel, Robert J.; Sawyer, Brian D.; Wontor, David G.; Mangrum, Marc Alan, Circuit device with at least partial packaging, exposed active surface and a voltage reference plane.
Kovacs, Alan L.; Peter, Matthew H.; Ketola, Kurt S.; Linder, Jacques F., Multilayer thin film hydrogen getter and internal signal EMI shield for complex three dimensional electronic package components.
Nailla, Ravi K.; Guzek, John S.; Gonzalez, Javier Soto; Delaney, Drew W.; Azimi, Hamid R., Forming functionalized carrier structures with coreless packages.
Nalla, Ravi K.; Guzek, John S.; Gonzalez, Javier Soto; Delaney, Drew W.; Azimi, Hamid R., Forming functionalized carrier structures with coreless packages.
Pagaila, Reza A.; Do, Byung Tai; Huang, Shuangwu; Suthiwongsunthorn, Nathapong; Merilo, Dioscoro, Semiconductor die and method of forming noise absorbing regions between THVs in peripheral region of the die.
Guzek, John Stephen; Gonzalez, Javier Soto; Watts, Nicholas R.; Nalla, Ravi K., Semiconductor package with embedded die and its methods of fabrication.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.