Embodiments of the invention provide methods for forming conductive materials within contact features on a substrate by depositing a seed layer within a feature and subsequently filling the feature with a copper-containing material during an electroless deposition process. In one example, a copper e
Embodiments of the invention provide methods for forming conductive materials within contact features on a substrate by depositing a seed layer within a feature and subsequently filling the feature with a copper-containing material during an electroless deposition process. In one example, a copper electroless deposition solution contains levelers to form convexed or concaved copper surfaces. In another example, a seed layer is selectively deposited on the bottom surface of the aperture while leaving the sidewalls substantially free of the seed material during a collimated PVD process. In another example, the seed layer is conformably deposited by a PVD process and subsequently, a portion of the seed layer and the underlayer are plasma etched to expose an underlying contact surface. In another example, a ruthenium seed layer is formed on an exposed contact surface by an ALD process utilizing the chemical precursor ruthenium tetroxide.
대표청구항▼
The invention claimed is: 1. A method for forming a conductive material within a feature on a substrate comprising: depositing a seed layer selectively onto a bottom surface of a feature on a substrate while sidewalls of the feature remain substantially free of the seed layer during a collimated ph
The invention claimed is: 1. A method for forming a conductive material within a feature on a substrate comprising: depositing a seed layer selectively onto a bottom surface of a feature on a substrate while sidewalls of the feature remain substantially free of the seed layer during a collimated physical vapor deposition process; and depositing a copper-containing layer on the seed layer to fill the feature during an electroless deposition process, wherein the seed layer comprises a metal selected from the group consisting of copper, ruthenium, cobalt, tantalum, titanium, tungsten, rhenium, palladium, platinum, nickel, alloys thereof, and combinations thereof and wherein the seed layer is deposited on a barrier layer disposed on the substrate, the barrier layer comprises a material selected from the group consisting of tantalum, tantalum nitride, tantalum silicon nitride, titanium, titanium nitride, titanium silicon nitride, ruthenium, tungsten, tungsten nitride, alloys thereof, derivatives thereof, and combinations thereof. 2. The method of claim 1, wherein the bottom surface of the feature is exposed to a plasma to remove a portion of the seed layer and the barrier layer and to expose a conductive underlayer prior to filling the feature by the electroless deposition process. 3. A method for forming a conductive material within a feature on a substrate, comprising: depositing a seed layer selectively onto a bottom surface of a feature on a substrate while sidewalls of the feature remain substantially free of the seed layer during a collimated physical vapor deposition process; and depositing a copper-containing layer on the seed layer to fill the feature during an electroless deposition process, wherein the electroless deposition process comprises exposing the substrate to an electroless solution comprising a copper source and at least one additive selected from the group consisting of an accelerator, a suppressor, a leveler, and combinations thereof, wherein the accelerator is a sulfur-based compound selected from the group consisting of bis(3-sulfopropyl) disulfide, 3-mercapto-1-propane sulfonic acid, derivatives thereof, and combinations thereof. 4. A method for forming a conductive material within a feature on a substrate, comprising: depositing a seed layer selectively onto a bottom surface of a feature on a substrate while sidewalls of the feature remain substantially free of the seed layer during a collimated physical vapor deposition process; and depositing a copper-containing layer on the seed layer to fill the feature during an electroless deposition process, wherein the electroless deposition process comprises exposing the substrate to an electroless solution comprising a copper source and at least one additive selected from the group consisting of an accelerator, a suppressor, a leveler, and combinations thereof, wherein the suppressor is polyethylene glycol, polypropylene glycol, polyoxyethylene-polyoxypropylene copolymer, or derivatives thereof. 5. A method for forming a conductive material within a feature on a substrate, comprising: depositing a seed layer selectively onto a bottom surface of a feature on a substrate while sidewalls of the feature remain substantially free of the seed layer during a collimated physical vapor deposition process; and depositing a copper-containing layer on the seed layer to fill the feature during an electroless deposition process, wherein the electroless deposition process comprises exposing the substrate to an electroless solution comprising a copper source and at least one additive selected from the group consisting of an accelerator, a suppressor, a leveler, and combinations thereof, wherein a surface of the copper-containing layer adjoins the sidewall of the feature at an angle of less than 90° from the sidewall. 6. The method of claim 5, wherein the angle is within a range from about 5° to about 45°. 7. The method of claim 5, wherein a concentration of the leveler is adjusted to control the angle. 8. The method of claim 7, wherein the leveler is an alkylpolyimine compound or an organic sulfonate compound. 9. The method of claim 8, wherein the leveler is selected from the group consisting of 1-(2-hydroxyethyl)-2-imidazolidinethione, 4-mercaptopyridine, 2-mercaptothiazoline, ethylene thiourea, thiourea, derivatives thereof, and combinations thereof. 10. The method of claim 7, wherein the concentration of the leveler is within a range from about 20 ppb to about 600 ppm. 11. The method of claim 10, wherein the leveler is 1-(2-hydroxyethyl)-2-imidazolidinethione. 12. A method for forming a conductive material within a feature on a substrate, comprising: depositing a seed layer onto a barrier layer disposed on a substrate during a physical vapor deposition process, wherein the substrate contains a feature having sidewalls and a bottom surface; etching the bottom surface of the feature with a plasma to remove a portion of the seed layer and the barrier layer and to expose a conductive underlayer; and depositing a copper-containing layer on the conductive underlayer while filling the feature during an electroless deposition process. 13. The method of claim 12, wherein the seed layer comprises a metal selected from the group consisting of copper, ruthenium, cobalt, tantalum, titanium, tungsten, rhenium, palladium, platinum, nickel, alloys thereof, and combinations thereof. 14. The method of claim 13, wherein the seed layer is selectively deposited on the bottom surface of the feature while the sidewalls of the feature remain substantially free of the seed layer during a collimated physical vapor deposition process. 15. The method of claim 13, wherein the barrier layer comprises a material selected from the group consisting of tantalum, tantalum nitride, tantalum silicon nitride, titanium, titanium nitride, titanium silicon nitride, ruthenium, tungsten, tungsten nitride, alloys thereof, derivatives thereof, and combinations thereof. 16. The method of claim 13, wherein the conductive underlayer contains a metal selected from the group consisting of copper, tungsten, aluminum, alloys thereof, and combinations thereof. 17. The method of claim 16, wherein the plasma is formed by a remote plasma source. 18. The method of claim 12, wherein the electroless deposition process comprises exposing the substrate to an electroless solution comprising a copper source and at least one additive selected from the group consisting of an accelerator, a suppressor, a leveler, and combinations thereof. 19. The method of claim 18, wherein the accelerator is a sulfur-based compound selected from the group consisting of bis(3-sulfopropyl) disulfide, 3-mercapto-1-propane sulfonic acid, derivatives thereof, and combinations thereof. 20. The method of claim 18, wherein the suppressor is polyethylene glycol, polypropylene glycol, polyoxyethylene-polyoxypropylene copolymer, or derivatives thereof. 21. The method of claim 18, wherein a surface of the copper-containing layer adjoins the sidewall of the feature at an angle of less than 90° from the sidewall. 22. The method of claim 21, wherein the angle is within a range from about 5° to about 45°. 23. The method of claim 21, wherein a concentration of the leveler is adjusted to control the angle. 24. The method of claim 23, wherein the leveler is an alkylpolyimine compound or an organic sulfonate compound. 25. The method of claim 24, wherein the leveler is selected from the group consisting of 1-(2-hydroxyethyl)-2-imidazolid inethione, 4-mercaptopyridine, 2-mercaptothiazoline, ethylene thiourea, thiourea, derivatives thereof, and combinations thereof. 26. The method of claim 23, wherein the concentration of the leveler is within a range from about 20 ppb to about 600 ppm. 27. The method of claim 26, wherein the leveler is 1-(2-hydroxyethyl)-2-imidazolidinethione. 28. A method for forming a conductive material within a feature on a substrate, comprising: depositing a seed layer onto a barrier layer disposed on a substrate during a physical vapor deposition process, wherein the substrate contains a feature having sidewalls and a bottom surface; and exposing the substrate to an electroless deposition solution to deposit a copper-containing layer over the seed layer, wherein the electroless deposition solution comprises a leveler at a concentration to form a surface of the copper-containing layer adjoining the sidewall of the feature at an angle of less than 90° from the sidewall. 29. The method of claim 28, wherein the angle is within a range from about 5° to about 45°. 30. The method of claim 28, wherein the concentration of the leveler is adjusted to control the angle. 31. The method of claim 30, wherein the leveler is an alkylpolyimine compound or an organic sulfonate compound. 32. The method of claim 31, wherein the leveler is selected from the group consisting of 1-(2-hyd roxyethyl)-2-imidazolid inethione, 4 -mercaptopyridine, 2 -mercaptothiazoline, ethylene thiourea, thiourea, derivatives thereof, and combinations thereof. 33. The method of claim 30, wherein the concentration of the leveler is within a range from about 20 ppb to about 600 ppm. 34. The method of claim 33, wherein the leveler is 1-(2-hydroxyethyl)-2-imidazolidinethione. 35. The method of claim 29, wherein the electroless solution further comprises a copper source and at least one additive selected from the group consisting of an accelerator, a suppressor, and combinations thereof. 36. The method of claim 35, wherein the accelerator is a sulfur-based compound selected from the group consisting of bis(3-sulfopropyl) disulfide, 3-mercapto-1- propane sulfonic acid, derivatives thereof, and combinations thereof. 37. The method of claim 35, wherein the suppressor is polyethylene glycol, polypropylene glycol, polyoxyethylene-polyoxypropylene copolymer or derivatives thereof. 38. The method of claim 29, wherein the seed layer comprises a metal selected from the group consisting of copper, ruthenium, cobalt, tantalum, titanium, tungsten, rhenium, palladium, platinum, nickel, alloys thereof, and combinations thereof. 39. The method of claim 38, wherein the seed layer is selectively deposited on the bottom surface of the feature while the sidewalls of the feature remain substantially free of the seed layer during a collimated physical vapor deposition process. 40. The method of claim 38, wherein the barrier layer comprises a material selected from the group consisting of tantalum, tantalum nitride, tantalum silicon nitride, titanium, titanium nitride, titanium silicon nitride, ruthenium, tungsten, tungsten nitride, alloys thereof, derivatives thereof, and combinations thereof. 41. The method of claim 40, wherein the bottom surface of the feature is exposed to a plasma to remove a portion of the seed layer and the barrier layer and to expose a conductive underlayer prior to filling the feature by the electroless deposition process.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (144)
Shacham Yosef Y. (Ithaca NY) Bielski Roman (Ithaca NY), Alkaline free electroless deposition.
Thomas L. Ritzdorf ; Steve L. Eudy ; Gregory J. Wilson ; Paul R. McHugh, Apparatus and method for electrochemical processing of a microelectronic workpiece, capable of modifying processing based on metrology.
Chen Ling ; Ganguli Seshadri ; Zheng Bo ; Wilson Samuel ; Marcadal Christophe, CVD method of depositing copper films by using improved organocopper precursor blend.
Brummett Charles Roscoe (Harrisburg PA) Shaak Ray Ned (Lebanon PA) Andrews Daniel Marshall (Harrisburg PA), Catalyst for electroless deposition of metals.
Brummett Charles Roscoe (Harrisburg PA) Shaak Ray Ned (Lebanon PA) Andrews Daniel Marshall (Harrisburg PA), Catalysts for electroless deposition of metals on comparatively low-temperature polyolefin and polyester substrates.
Sambucetti, Carlos Juan; Chen, Xiaomeng; Seo, Soon-Cheon; Agarwala, Birenda Nath; Hu, Chao-Kun; Lustig, Naftali Eliahu; Greco, Stephen Edward, Chip to wiring interface with single metal alloy layer applied to surface of copper interconnect.
Brusic Vlasta A. ; Marino Jeffrey Robert ; O'Sullivan Eugene John ; Sambucetti Carlos Juan ; Schrott Alejandro Gabriel ; Uzoh Cyprian Emeka, Cobalt-tin alloys and their applications for devices, chip interconnections and packaging.
Edelstein Daniel C. ; Dalton Timothy J. ; Gaudiello John G. ; Krishnan Mahadevaiyer ; Malhotra Sandra G. ; McGlashan-Powell Maurice ; O'Sullivan Eugene J. ; Sambucetti Carlos J., Dual etch stop/diffusion barrier for damascene interconnects.
Yezdi Dordi ; Joe Stevens ; Roy Edwards ; Bob Lowrance ; Michael Sugarman ; Mark Denome, Electro-chemical deposition cell for face-up processing of single semiconductor substrates.
Dordi Yezdi ; Olgado Donald J. ; Morad Ratson ; Hey Peter ; Denome Mark ; Sugarman Michael ; Lloyd Mark ; Stevens Joseph ; Marohl Dan ; Shin Ho Seon ; Ravinovich Eugene ; Cheung Robin ; Sinha Ashok K, Electro-chemical deposition system.
Dubin Valery M. ; Shacham-Diamand Yosef ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications.
Shacham-Diamand Yosi ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless deposition equipment or apparatus and method of performing electroless deposition.
Cheung Robin ; Carl Daniel A. ; Dordi Yezdi ; Hey Peter ; Morad Ratson ; Chen Liang-Yuh ; Smith Paul F. ; Sinha Ashok K., In-situ electroless copper seed layer enhancement in an electroplating system.
Lopatin, Sergey; Wang, Fei; Schonauer, Diana; Avanzino, Steven C., Interconnect structure formed in porous dielectric material with minimized degradation and electromigration.
Cooray Boyd (Bamford GBX) Hope Peter (MK Twello NLX) Vleggaar Jan (HB Doetinchem NLX) Helle Kees (JS Bennekom NLX) Roos Arie (ET Velp NLX), Metallized polymer compositions, processes for their preparation and their uses.
Biberger Maximilian (Palo Alto CA) Conci Dennis (San Mateo CA), Method and apparatus for improved low pressure collimated magnetron sputter deposition of metal films.
Goldstein Rachel (Givataim CT ILX) Kukanskis Peter E. (Watertown CT) Grunwald John J. (New Haven CT), Method and composition for continuous electroless copper deposition using a hypophosphite reducing agent in the presence.
Daniel A. Carl ; Barry Chin ; Liang Chen ; Robin Cheung ; Peijun Ding ; Yezdi Dordi ; Imran Hashim ; Peter Hey ; Ashok K. Sinha, Method for achieving copper fill of high aspect ratio interconnect features.
Alessandra Satta BE; Karen Maex BE; Kai-Erik Elers FI; Ville Antero Saanila FI; Pekka Juha Soininen FI; Suvi P. Haukka FI, Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
Kolics, Artur; Petrov, Nicolai; Ting, Chiu; Ivanov, Igor C., Method for electroless deposition of phosphorus-containing metal films onto copper with palladium-free activation.
Sambucetti Carlos Juan ; Rubino Judith Marie ; Edelstein Daniel Charles ; Cabral ; Jr. Cyryl ; Walker George Frederick ; Gaudiello John G ; Wildman Horatio Seymour, Method for forming Co-W-P-Au films.
Hongo, Akihisa; Nagai, Mizuki; Ohno, Kanji; Kimizuka, Ryoichi; Maruyama, Megumi, Method for plating a first layer on a substrate and a second layer on the first layer.
O\Neill Gary A. (Plum PA) Misra Chanakya (Plum PA) Chen Abraham S. C. (Monroeville PA), Method for reducing the amount of anionic metal ligand complex in a solution.
O\Neill Gary A. (Plum Borough PA) Misra Chanakya (Plum Borough PA) Chen Abraham S. C. (Franklin Park Township PA), Method for reducing the amount of anionic metal-ligand complex in a solution.
Liu Chung-Shi,TWX ; Yu Chen-Hua,TWX ; Bao Tien-I,TWX ; Jang Syun-Ming,TWX, Method for selective growth of Cu.sub.3 Ge or Cu.sub.5 Si for passivation of damascene copper structures and device manufactured thereby.
Lopatin Sergey ; Achuthan Krishnashree, Method of forming Cu-Ca-O thin films on Cu surfaces in a chemical solution and semiconductor device thereby formed.
Andry, Paul Stephen; Colgan, Evan George; Flake, John C.; Fryer, Peter; Graham, William; O'Sullivan, Eugene, Method of forming ohmic contacts using a self doping layer for thin-film transistors.
Pekka J. Soininen FI; Kai-Erik Elers FI; Suvi Haukka FI, Method of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH.
Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
Chen, Fusen; Chen, Ling; Glenn, Walter Benjamin; Gopalraja, Praburam; Fu, Jianming, Methods and apparatus for forming barrier layers in high aspect ratio vias.
Kloiber Allan J. (Marshall Township ; Allegheny County PA) Bubien Gary G. (Center PA) Osmanski Gerald S. (Brighton Township ; Beaver County PA), Modular apparatus and method for surface treatment of parts with liquid baths.
Kaja Suryanarayana (Hopewell Junction NY) Mukherjee Shyama P. (Hopewell Junction NY) O\Sullivan Eugene J. (Upper Nyack NY) Paunovic Milan (Port Washington NY), Palladium sulfate solution for the selective seeding of the metal interconnections on polyimide dielectrics for electrol.
Ramanathan, Sivakami; Padhi, Deenesh; Gandikota, Srinivas; Dixit, Girish A., Post rinse to improve selective deposition of electroless cobalt on copper for ULSI application.
Chen, Xiaomeng; Krishnan, Mahadevaiyer; Rubino, Judith M.; Sambucetti, Carlos J.; Seo, Soon-Cheon; Tornello, James A., Process to increase reliability CuBEOL structures.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Chao-Kun Hu ; Robert Rosenberg ; Judith Marie Rubino ; Carlos Juan Sambucetti ; Anthony Kendall Stamper, Reduced electromigration and stressed induced migration of Cu wires by surface coating.
Calabrese Gary S. (North Andover MA) Calvert Jeffrey M. (Burke VA) Chen Mu-San (Ellicott MD) Dressick Walter J. (Fort Washington MD) Dulcey Charles S. (Washington DC) Georger ; Jr. Jacque H. (Holden , Selective metallization process.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
Hotta, Teruyuki; Ishizaki, Takahiro; Kawase, Tomohiro; Takeuchi, Masaharu, Electroless plating solution, method for electroless plating using the same and method for manufacturing circuit board.
Hotta, Teruyuki; Ishizaki, Takahiro; Kawase, Tomohiro; Takeuchi, Masaharu, Electroless plating solution, method for electroless plating using the same and method for manufacturing circuit board.
Paneccasio, Jr., Vincent; Lin, Xuan; Hurtubise, Richard; Chen, Qingyun, Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers.
Paneccasio, Jr., Vincent; Lin, Xuan; Hurtubise, Richard; Chen, Qingyun, Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers.
Paneccasio, Jr., Vincent; Lin, Xuan; Hurtubise, Richard; Chen, Qingyun, Method and composition for electrodeposition of copper in microelectronics with dipyridyl-based levelers.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.