$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus for electroless deposition of metals onto semiconductor substrates 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • B05C-013/00
출원번호 UP-0175251 (2005-07-06)
등록번호 US-7654221 (2010-03-31)
발명자 / 주소
  • Lubomirsky, Dmitry
  • Shanmugasundram, Arulkumar
  • Pancham, Ian A.
출원인 / 주소
  • Applied Materials, Inc.
대리인 / 주소
    Patterson & Sheridan
인용정보 피인용 횟수 : 8  인용 특허 : 135

초록

An electroless deposition system and electroless deposition stations are provided. The system includes a processing mainframe, at least one substrate cleaning station positioned on the mainframe, and an electroless deposition station positioned on the mainframe. The electroless deposition station in

대표청구항

We claim: 1. A processing chamber having a processing region adapted to process a substrate, comprising: a platen assembly positioned in the processing region, the platen assembly comprising: a base plate member having a fluid aperture formed therethrough; a substantially disk shaped fluid diffusio

이 특허에 인용된 특허 (135)

  1. Shacham Yosef Y. (Ithaca NY) Bielski Roman (Ithaca NY), Alkaline free electroless deposition.
  2. Kellam Mark, Aluminum-palladium alloy for initiation of electroless plating.
  3. Ivanov, Igor; Zhang, Jonathan Weiguo; Kolics, Artur, Apparatus and method for electroless deposition of materials on semiconductor substrates.
  4. Chen LinLin, Apparatus and method for electrolytically depositing a metal on a microelectronic workpiece.
  5. Chen LinLin, Apparatus and method for electrolytically depositing copper on a semiconductor workpiece.
  6. Chen, Linlin, Apparatus and method for electrolytically depositing copper on a semiconductor workpiece.
  7. Tepman Avi (Cupertino CA), Apparatus and method to ensure heat transfer to and from an entire substrate during semiconductor processing.
  8. Wirth, Paul Z.; Peace, Steven L.; Lund, Erik, Apparatus and methods for processing a workpiece.
  9. Cheung Robin ; Sinha Ashok ; Tepman Avi ; Carl Dan, Apparatus for electro-chemical deposition with thermal anneal chamber.
  10. Kwag Gyu-hwan,KRX ; Hwang Kyung-seuk,KRX, Apparatus for wafer treatment for the manufacture of semiconductor devices.
  11. Pancham,Ian A.; Nguyen,Son T.; Rosen,Gary J., Apparatus to improve wafer temperature uniformity for face-up wet processing.
  12. Chen Ling ; Ganguli Seshadri ; Zheng Bo ; Wilson Samuel ; Marcadal Christophe, CVD method of depositing copper films by using improved organocopper precursor blend.
  13. Brummett Charles Roscoe (Harrisburg PA) Shaak Ray Ned (Lebanon PA) Andrews Daniel Marshall (Harrisburg PA), Catalyst for electroless deposition of metals.
  14. Brummett Charles Roscoe (Harrisburg PA) Shaak Ray Ned (Lebanon PA) Andrews Daniel Marshall (Harrisburg PA), Catalysts for electroless deposition of metals on comparatively low-temperature polyolefin and polyester substrates.
  15. Stevens Joe, Cathode contact ring for electrochemical deposition.
  16. Parkhe, Vijay D.; Hausmann, Gilbert; Kalyanam, Jagadish, Chemical vapor deposition of barriers from novel precursors.
  17. Sambucetti, Carlos Juan; Chen, Xiaomeng; Seo, Soon-Cheon; Agarwala, Birenda Nath; Hu, Chao-Kun; Lustig, Naftali Eliahu; Greco, Stephen Edward, Chip to wiring interface with single metal alloy layer applied to surface of copper interconnect.
  18. Brusic Vlasta A. ; Marino Jeffrey Robert ; O'Sullivan Eugene John ; Sambucetti Carlos Juan ; Schrott Alejandro Gabriel ; Uzoh Cyprian Emeka, Cobalt-tin alloys and their applications for devices, chip interconnections and packaging.
  19. Wytman Joseph, Compliant wafer chuck.
  20. Donde Arik ; Maydan Dan ; Steger Robert J. ; Weldon Edwin C. ; Lue Brian ; Dyer Timothy, Conduits for flow of heat transfer fluid to the surface of an electrostatic chuck.
  21. Sricharoenchaikit Prasit (Millis) Calabrese Gary S. (North Andover) Gulla Michael (Millis MA), Controlled electroless plating.
  22. Krishnamoorthy Ahila ; Duquette David J. ; Murarka Shyam P., Copper alloy electroplating bath for microelectronic applications.
  23. Liu Chung-Shi,TWX ; Chang Chung-Long,TWX ; Yu Chen-Hua,TWX, Copper chemical-mechanical-polishing (CMP) dishing.
  24. Hsiung Chiung-Sheng,TWX ; Hsieh Wen-Yi,TWX ; Lur Water,TWX, Copper damascene technology for ultra large scale integration circuits.
  25. Lee Chwan-Ying,TWX ; Huang Tzuen-Hsi,TWX, Copper metallization of USLI by electroless process.
  26. Nidola Antonio (Milan ITX) Martelli Gian N. (Milan ITX), Deposition of catalytic electrodes on ion-exchange membranes.
  27. Zheng Bo ; Chen Ling ; Mak Alfred ; Chang Mei, Deposition of copper with increased adhesion.
  28. James A. Cunningham, Diffusion barriers for copper interconnect systems.
  29. Edelstein Daniel C. ; Dalton Timothy J. ; Gaudiello John G. ; Krishnan Mahadevaiyer ; Malhotra Sandra G. ; McGlashan-Powell Maurice ; O'Sullivan Eugene J. ; Sambucetti Carlos J., Dual etch stop/diffusion barrier for damascene interconnects.
  30. Stevens, Joe; Olgado, Donald; Ko, Alex; Mok, Yeuk-Fai Edwin, Edge bead removal/spin rinse dry (EBR/SRD) module.
  31. Landau Uziel ; D'Urso John J. ; Rear David B., Electro deposition chemistry.
  32. Yezdi Dordi ; Joe Stevens ; Roy Edwards ; Bob Lowrance ; Michael Sugarman ; Mark Denome, Electro-chemical deposition cell for face-up processing of single semiconductor substrates.
  33. Dordi Yezdi ; Malik Muhammad Atif ; Hao Henan ; Franklin Timothy H. ; Stevens Joe ; Olgado Donald, Electro-chemical deposition system.
  34. Dordi Yezdi ; Olgado Donald J. ; Morad Ratson ; Hey Peter ; Denome Mark ; Sugarman Michael ; Lloyd Mark ; Stevens Joseph ; Marohl Dan ; Shin Ho Seon ; Ravinovich Eugene ; Cheung Robin ; Sinha Ashok K, Electro-chemical deposition system.
  35. Dubin Valery M. ; Shacham-Diamand Yosef ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless CU deposition on a barrier layer by CU contact displacement for ULSI applications.
  36. Shacham-Diamand Yosi ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K., Electroless deposition equipment or apparatus and method of performing electroless deposition.
  37. Shacham-Diamand Yosi ; Nguyen Vinh ; Dubin Valery, Electroless deposition of metal films with spray processor.
  38. McConnell Christopher F. ; Verhaverbeke Steven, Electroless metal deposition of electronic components in an enclosable vessel.
  39. Uchida Hiroki,JPX ; Kiso Masayuki,JPX ; Nakamura Takayuki,JPX ; Kamitamari Tohru,JPX ; Susuki Rumiko,JPX ; Shimizu Koichiro,JPX, Electroless nickel plating solution and method.
  40. Mallory ; Jr. Glenn O. (Inglewood CA), Electroless nickel polyalloys.
  41. Helber ; Jr. Carlyle L. (Fountain Valley CA) Ludwig Frank A. (Rancho Palos Verdes CA), Electroless plating apparatus.
  42. Inoue, Hiroaki; Nakamura, Kenji; Matsumoto, Moriji, Electroless plating liquid and semiconductor device.
  43. Kumasaka Osamu (Yamanashi JPX) Yamaoka Nobuki (Yamanashi JPX), Electroless plating method and apparatus.
  44. Semkow Krystyna W. ; O'Sullivan Eugene J., Electroless plating of metallic features on nonmetallic or semiconductor layer without extraneous plating.
  45. Bengston Jon E. (Newington CT), Electroless plating of nickel onto surfaces such as copper or fused tungston.
  46. Cane Frank N. (3058 Plumstead Way San Jose CA 95148), Electroless plating process for the manufacture of printed circuit boards.
  47. Stevens, Joseph J.; Lubomirsky, Dmitry; Pancham, Ian; Olgado, Donald J.; Grunes, Howard E.; Mok, Yeuk-Fai Edwin; Dixit, Girish, Electroless plating system.
  48. Mallory ; Jr. Glenn O. (Los Angeles CA), Electrolessly plated product having a polymetallic catalytic film underlayer.
  49. Martinez ; Jr. Joe Luis ; Rodriguez Pablo ; Kalfus Martin Aaron, Electronic assembly for removing heat from a semiconductor device.
  50. Yoshikawa Stephanie A. ; Catabay Wilbur G., Etch process selective to cobalt silicide for formation of integrated circuit structures.
  51. Sato Mitsuo (Zama JPX) Yoshikawa Kiyoshi (Kawasaki JPX) Fujiwara Takashi (Yokohama JPX), Etching apparatus.
  52. Hilgendorff Walter,DEX ; Kahn Gerhard,DEX ; Jordt Frauke,DEX, Filtration apparatus having channeled flow guide elements.
  53. Masakazu Katayama JP; Seiji Oku JP; Tomonori Kojimaru JP; Yusuke Muraoka JP, Fluid heating apparatus.
  54. Herrell Dennis J. (Austin TX) Gibson David A. (Austin TX), Fluid-cooled integrated circuit package.
  55. Lee Joung-Sun,KRX ; Kim Tae-hyup,KRX, Heated stage for holding wafers during semiconductor device fabrication.
  56. Cheung Robin ; Carl Daniel A. ; Dordi Yezdi ; Hey Peter ; Morad Ratson ; Chen Liang-Yuh ; Smith Paul F. ; Sinha Ashok K., In-situ electroless copper seed layer enhancement in an electroplating system.
  57. Lakshmikanthan Jayant ; Stevens Joe, Inflatable compliant bladder assembly.
  58. Lopatin, Sergey; Wang, Fei; Schonauer, Diana; Avanzino, Steven C., Interconnect structure formed in porous dielectric material with minimized degradation and electromigration.
  59. Simpson Cindy Reidsema, Interconnect structure in a semiconductor device and method of formation.
  60. Sergey D. Lopatin ; Shekhar Pramanick ; Dirk Brown, Manufacturing method for semiconductor metalization barrier.
  61. Yamazaki Shunpei,JPX, Manufacturing method of a semiconductor device.
  62. Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
  63. Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
  64. Aintila Ahti,FIX, Method and apparatus for chemically generating terminal bumps on semiconductor wafers.
  65. Bunkofske Raymond James, Method and apparatus for coating a semiconductor wafer.
  66. Ivanov, Igor C.; Zhang, Jonathan Welgun; Kolics, Artur, Method and apparatus for electroless deposition with temperature-controlled chuck.
  67. Vikram Pavate ; Murali Narasimhan, Method and apparatus of forming a sputtered doped seed layer.
  68. Goldstein Rachel (Givataim CT ILX) Kukanskis Peter E. (Watertown CT) Grunwald John J. (New Haven CT), Method and composition for continuous electroless copper deposition using a hypophosphite reducing agent in the presence.
  69. Daniel A. Carl ; Barry Chin ; Liang Chen ; Robin Cheung ; Peijun Ding ; Yezdi Dordi ; Imran Hashim ; Peter Hey ; Ashok K. Sinha, Method for achieving copper fill of high aspect ratio interconnect features.
  70. Wen Ziying, Method for chemical processing semiconductor wafers.
  71. Wu Cherng-Dean (Richfield MN), Method for controlling electroless magnetic plating.
  72. Iyer Ravi ; Vasilyeva Irina, Method for depositing a tungsten layer on silicon.
  73. Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
  74. Ehrsam Robert ; Raymond John L., Method for electroless nickel plating of metal substrates.
  75. Chen Linlin, Method for electrolytically depositing copper on a semiconductor workpiece.
  76. Dubin Valery ; Ting Chiu, Method for fabricating copper-aluminum metallization.
  77. Bengston Jon E. (Newington CT) Larson Gary B. (Cheshire CT), Method for fabricating printed circuits.
  78. Cheung Robin ; Lopatin Sergey, Method for filling a dual damascene opening having high aspect ratio to minimize electromigration failure.
  79. Dubin Valery M., Method for filling high aspect ratio openings of an integrated circuit to minimize electromigration failure.
  80. Sambucetti Carlos Juan ; Rubino Judith Marie ; Edelstein Daniel Charles ; Cabral ; Jr. Cyryl ; Walker George Frederick ; Gaudiello John G ; Wildman Horatio Seymour, Method for forming Co-W-P-Au films.
  81. Allen Russell D. ; McFeely F. Read ; Noyan Cevdet I. ; Yurkas John J., Method for improving the morphology of refractory metal thin films.
  82. Chan Lap ; Ng Hou Tee,SGX, Method for planarized interconnect vias using electroless plating and CMP.
  83. Thompson Raymon F. (Kalispell MT) Gordon Robert W. (Seattle WA) Durado Daniel (Kalispell MT), Method for single wafer processing in which a semiconductor wafer is contacted with a fluid.
  84. Huggins Alan H. ; MacPherson John, Method of customizing integrated circuits by selective secondary deposition of layer interconnect material.
  85. Ivanov,Igor C., Method of electroless deposition of thin metal and dielectric films with temperature controlled stages of film growth.
  86. Chwan-Ying Lee TW; Tzuen-Hsi Huang TW, Method of electroless plating copper on nitride barrier.
  87. Hamilton Robin E. ; Kennedy Paul G. ; Ostop John ; Baker Martin L. ; Arlow Gregory A. ; Golombeck John C. ; Fagan ; Jr. Thomas J., Method of extracting heat from a semiconductor body and forming microchannels therein.
  88. Lopatin Sergey ; Achuthan Krishnashree, Method of forming Cu-Ca-O thin films on Cu surfaces in a chemical solution and semiconductor device thereby formed.
  89. Nogami Takeshi ; Lopatin Sergey ; Joo Young-Chang, Method of forming copper/copper alloy interconnection with reduced electromigration.
  90. Leu, Jihperng; Thomas, Christopher D., Method of making semiconductor device using an interconnect.
  91. Lopatin Sergey ; Nogami Takeshi ; Pramanik Shekhar, Method of metal/polysilicon gate formation in a field effect transistor.
  92. Mallory ; Jr. Glenn O. (Los Angeles CA), Method of preparing substrate surface for electroless plating and products produced thereby.
  93. Cheung, Robin; Dordi, Yezdi; Tseng, Jennifer, Method of treating a substrate.
  94. Test, Howard R., Method to achieve continuous hydrogen saturation in sparingly used electroless nickel plating process.
  95. Doan Trung T. (Boise ID) Tuttle Mark E. (Boise ID), Method to form a low resistant bond pad interconnect.
  96. Uzoh Cyprian Emeka ; Greco Stephen Edward, Method to selectively fill recesses with conductive metal.
  97. Woodruff Daniel J. ; Hanson Kyle M. ; Oberlitner Thomas H. ; Chen LinLin ; Pedersen John M. ; Zila Vladimir,CAX, Methods and apparatus for processing the surface of a microelectronic workpiece.
  98. Woodruff Daniel J. ; Hanson Kyle M. ; Oberlitner Thomas H. ; Chen LinLin ; Pedersen John M. ; Zila Vladimir,CAX, Methods and apparatus for processing the surface of a microelectronic workpiece.
  99. Woodruff Daniel J. ; Hanson Kyle M. ; Oberlitner Thomas H. ; Chen LinLin ; Pedersen John M. ; Zila Vladimir,CAX, Methods and apparatus for processing the surface of a microelectronic workpiece.
  100. Hamilton Robin E. ; Kennedy Paul G. ; Ostop John ; Baker Martin L. ; Arlow Gregory A. ; Golombeck John C. ; Fagan ; Jr. Thomas J, Microchannel cooling of high power semiconductor devices.
  101. Charles Chiun-Chieh Yang ; Robert W. Standley, Modified susceptor for use in chemical vapor deposition process.
  102. Kloiber Allan J. (Marshall Township ; Allegheny County PA) Bubien Gary G. (Center PA) Osmanski Gerald S. (Brighton Township ; Beaver County PA), Modular apparatus and method for surface treatment of parts with liquid baths.
  103. Chen, Guan-Shian; Yang, Michael X., Modular electrochemical processing system.
  104. Kaja Suryanarayana (Hopewell Junction NY) Mukherjee Shyama P. (Hopewell Junction NY) O\Sullivan Eugene J. (Upper Nyack NY) Paunovic Milan (Port Washington NY), Palladium sulfate solution for the selective seeding of the metal interconnections on polyimide dielectrics for electrol.
  105. Arasawa Masashi (Enzan JPX) Ono Katsuhiko (Yamanashi-ken JPX) Nishikawa Hiroshi (Tokyo JPX) Tsuchiya Kazuo (Tokyo JPX), Plasma processing apparatus and method.
  106. Ting Chiu ; Dubin Valery, Plated copper interconnect structure.
  107. Reynolds H. Vincent, Plating cell with horizontal product load mechanism.
  108. Reynolds H. Vincent, Plating cell with rotary wiper and megasonic transducer.
  109. Uchida Hiroki (Hirakata JPX) Kubo Motonobu (Hirakata JPX) Kiso Masayuki (Hirakata JPX) Hotta Teruyuki (Hirakata JPX) Kamitamari Tohru (Hirakata JPX), Process for electroless plating tin, lead or tin-lead alloy.
  110. Walsh Daniel P. (Peabody MA), Process for forming polyimide-metal laminates.
  111. Kobayashi Takayuki (Yokohama JPX) Tamamura Ryo (Yokohama JPX), Process for preparing nickel layer.
  112. Paunovic Milan ; Jahnes Christopher, Production of electroless Co(P) with designed coercivity.
  113. Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
  114. Chao-Kun Hu ; Robert Rosenberg ; Judith Marie Rubino ; Carlos Juan Sambucetti ; Anthony Kendall Stamper, Reduced electromigration and stressed induced migration of Cu wires by surface coating.
  115. Zhao Bin (Austin TX) Vasudev Prahalad K. (Austin TX) Dubin Valery M. (Cupertino CA) Shacham-Diamand Yosef (Ithaca NY) Ting Chiu H. (Saratoga CA), Selective electroless copper deposited interconnect plugs for ULSI applications.
  116. Calabrese Gary S. (North Andover MA) Calvert Jeffrey M. (Burke VA) Chen Mu-San (Ellicott MD) Dressick Walter J. (Fort Washington MD) Dulcey Charles S. (Washington DC) Georger ; Jr. Jacque H. (Holden , Selective metallization process.
  117. Lopatin Sergey D. ; Pramanick Shekhar ; Brown Dirk, Semiconductor metalization barrier.
  118. Reardon Timothy J. ; Meuchel Craig P. ; Oberlitner Thomas H., Semiconductor processing spray coating apparatus.
  119. Gower Roger ; Kingery John ; Guthrie J. Cameron ; Frost Kevin ; Miller Steve ; Uekert Ken, Semiconductor thermal conditioning apparatus and method.
  120. Thompson Raymon F. (Kalispell MT) Gordon Robert W. (Seattle WA) Durado Daniel (Kalispell MT), Single wafer processor.
  121. Thompson Raymon F. (Kalispell MT) Owczarz Aleksander (Kalispell MT), Single wafer processor with a frame.
  122. Shibagaki, Kizoh, Single wafer type substrate cleaning method and apparatus.
  123. Sato ; Masamichi ; Fujii ; Itsuo, Spin coating process.
  124. Chen, Linlin; Graham, Lyndon W.; Ritzdorf, Thomas L.; Fulton, Dakin; Batz, Jr., Robert W., Submicron metallization using electrochemical deposition.
  125. Tuchida Junichi (Kanagawa JPX) Takamatsu Toshiyuki (Chiba JPX), Surface treatment method and apparatus for a semiconductor wafer.
  126. Ivanov, Igor C.; Zhang, Jonathan Weiguo; Kolics, Artur, Temperature-controlled substrate holder for processing in fluids.
  127. Mayer Herbert E. (Eschen LIX), Temperature-controlled support for semiconductor wafer.
  128. DuRose Arthur H. (Pinellas Park FL), Two-step preplate system for polymeric surfaces.
  129. Hillman, Gary; Bartok, David, Uniform temperature workpiece holder.
  130. Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
  131. Oberle Robert R., Use of palladium immersion deposition to selectively initiate electroless plating on Ti and W alloys for wafer fabrication.
  132. Powell Walter W. (Peculiar MO) Seifert Gary A. (Lee\s Summit MO), Vacuum-type article holder and methods of supportively retaining articles.
  133. Mario E. Bran, Wafer cleaning method.
  134. Halpin Michael W. ; Hawkins Mark R. ; Foster Derrick W. ; Vyne Robert M. ; Wengert John F. ; van der Jeugd Cornelius A. ; Jacobs Loren R. ; Van Bilsen Frank B. M. ; Goodman Matthew ; Glenn Hartmann ;, Wafer support system.
  135. Strasbaugh Alan (825 Buckley Rd. San Luis Obispo CA 93401), Wafer-handling apparatus having a resilient membrane which holds wafer when a vacuum is applied.

이 특허를 인용한 특허 (8)

  1. Yasuhara, Hideki; Bandoh, Akira, Apparatus and method for manufacturing compound semiconductor, and compound semiconductor manufactured thereby.
  2. Lindfors, Sven; Poutiainen, Juha A. Kustaa-Adolf, Atomic layer deposition apparatus and loading methods.
  3. Lindfors, Sven; Poutiainen, Juha A. Kustaa-Adolf, Atomic layer deposition apparatus and loading methods.
  4. Shah, Vinay K.; Kumaraswami, Suresh; Cox, Damon K., Automated substrate handling and film quality inspection in solar cell processing.
  5. Fukuoka, Tetsuo; Akimoto, Masami; Kitano, Takahiro; Kimura, Yoshio; Hayashi, Shinichi; Ito, Hikaru, Heating apparatus, and coating and developing apparatus.
  6. Cong, Zhepeng; Ramachandran, Balasubramanian; Ishii, Masato; Li, Xuebin; Samir, Mehmet Tugrul; Lau, Shu-Kwan; Brillhart, Paul, Susceptor support shaft with uniformity tuning lenses for EPI process.
  7. Rice, Michael R.; Reuter, Paul; Weaver, William (Ty); Morey, Travis; Schlimoff, Natan; Krivts (Krayvitz), Igor; Avneri, Israel; Uziel, Yoram; Admoni, Erez, System and method for forming a sealed chamber.
  8. Lindfors, Sven, System and method for loading a substrate holder carrying a batch of vertically placed substrates into an atomic layer deposition reactor.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로