$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods for forming conductive vias in semiconductor device components 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/44
출원번호 UP-0717437 (2007-03-12)
등록번호 US-7666788 (2010-04-09)
발명자 / 주소
  • Sinha, Nishant
출원인 / 주소
  • Micron Technology, Inc.
대리인 / 주소
    TraskBritt
인용정보 피인용 횟수 : 12  인용 특허 : 69

초록

A method for forming conductive vias in a substrate of a semiconductor device component includes forming one or more holes, or apertures or cavities, in the substrate so as to extend only partially through the substrate. A barrier layer, such as an insulative layer, may be formed on surfaces of each

대표청구항

What is claimed is: 1. A method for forming a conductive via in a semiconductor device component, comprising: providing a substrate having a first surface and an opposite, second surface; forming at least one hole through the substrate, the at least one hole defined by a sidewall and extending from

이 특허에 인용된 특허 (69)

  1. Svendsen Leo G. (Swindon GB2) Bates Nigel R. (Swindon GB2), Anisotropically electrically conductive article.
  2. Tamaki Masahiro,JPX ; Kosaki Katsuya,JPX, Apparatus for electroplating a semiconductor substrate.
  3. Locke Barbara E. (Deep River CT) Burdick Lynn E. (Hampton CT) Owens Mark J. (Phoenix AZ) St. Lawrence Michael (Thompson CT) Simpson Scott S. (Woodstock CT), Array connector.
  4. John A. Iacoponi ; John C. Miethke, Backside contact for integrated circuit and method of forming same.
  5. Reimann William G. (Los Angeles CA), Buried resist technique for the fabrication of printed wiring.
  6. Sinha, Nishant; Farnworth, Warren M., Conductive through wafer vias.
  7. Homayoun Talieh ; Cyprian Uzoh ; Bulent M. Basol, Device providing electrical contact to the surface of a semiconductor workpiece during metal plating.
  8. Abdalla Aly Naem BE, Dual-sided semiconductor chip and method for forming the chip with a conductive path through the chip that connects elements on each side of the chip.
  9. Yu Allen S. ; Steffan Paul J., Electroless plated semiconductor vias and channels.
  10. Dux John B. (Millbrook NY) Poetzinger Janet L. (Pleasant Valley NY) Prestipino Roseanne M. (Beacon NY) Siefering Kevin L. (Cary NC), Fabrication of discrete thin film wiring structures.
  11. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  12. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  13. Anilkumar C. Bhatt ; Voya R. Markovich ; Irving Memis ; William E. Wilson, Full additive process with filled plated through holes.
  14. Murata Satoshi (Tokyo JPX), Gilding apparatus for semiconductor substrate.
  15. Swan, Johanna M.; Mahajan, Ravi V.; Natarajan, Bala, Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme.
  16. Akram Salman, Interconnect for testing semiconductor components and method of fabrication.
  17. Etchells Richard K. (Houston TX) Tawyea Lawrence E. (Webster TX), Lead-free printed circuit assembly.
  18. Mathieu Gaetan L. ; Eldridge Benjamin N. ; Grube Gary W., Lithographic contact elements.
  19. Needham Maurice E. (Andover MA), Making solderable printed circuit boards.
  20. Suemasu, Tatsuo; Takizawa, Takashi, Metal filling method and member with filled metal sections.
  21. Lynch John F. (Half Moon Bay CA), Method and apparatus for filling high density vias.
  22. Tsai, Stan; Li, Shijian, Method and apparatus for forming metal layers.
  23. Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
  24. Lee Michael G. ; Peters Michael G. ; Chou William T., Method for electroplating vias or through holes in substrates having conductors on both sides.
  25. Chiang Chien ; Pan Chuanbin ; Ochoa Vicky M. ; Fang Sychyi ; Fraser David B. ; Sum Joyce C. ; Ray Gary William ; Theil Jeremy A., Method for fabricating an interconnect structure with hard mask and low dielectric constant materials.
  26. Farnworth, Warren M.; Wood, Alan G.; Hembree, David R., Method for fabricating semiconductor components and interconnects with contacts on opposing sides.
  27. Iacoponi John A. ; Brown Dirk ; Nogami Takeshi, Method for forming semiconductor seed layers by inert gas sputter etching.
  28. Hua Chang-Hwang (Palo Alto CA) Chan Simon S. (Belmont CA) Day Ding-Yuan S. (Sunnyvale CA) Lee Adrian C. (Fremont CA), Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips.
  29. Cole ; Jr. Herbert Stanley ; Daum Wolfgang, Method of fabricating metallized vias with steep walls.
  30. Hua Chang-Hwang (Palo Alto CA) Day Ding-Yuan S. (Sunnyvale CA) Chan Simon S. (Belmont CA), Method of forming completely metallized via holes in semiconductors.
  31. Bitaillou Alexis (Bretigny sur Orge FRX) Grandguillot Michel (Verrieres le Buisson FRX), Method of forming solder terminals for a pinless ceramic module.
  32. Mashino, Naohiro, Method of forming through-hole or recess in silicon substrate.
  33. Gurtler Richard W. (Mesa AZ) Pearse Jeffrey (Chandler AZ) Wilson Syd R. (Phoenix AZ), Method of forming vias through two-sided substrate.
  34. Schulz ; Sr. Robert M. (737 N. Albany Ave. Chicago IL 60612), Method of making a printed circuit board.
  35. Lu, Jane; Wu, Paul; Chen, Ray; Chen, Scott; Chang, Jeff, Method of making metal core substrate printed circuit wiring board enabling thermally enhanced ball grid array (BGA) packages.
  36. Suppelsa Anthony B. (Coral Springs FL) Suppelsa Anthony J. (Coral Springs FL) Nounou Fadia (Plantation FL), Method of manufacturing a circuit carrying substrate having coaxial via holes.
  37. Mitchell Curt E. (Cambridge OH), Method of manufacturing printed circuit boards.
  38. Shirai Junzaburo (Saitama JPX), Method of manufacturing printed wiring board.
  39. Coppin James A. (Coquitlam CAX), Method of manufacturing printed wiring boards.
  40. Hamzehdoost Ahmad (Sacramento CA) Manteghi Kamran (Manteca CA), Multi-layer substrate structure.
  41. Reed Douglas A. (Tigard OR), Multilayer circuit board construction and method.
  42. Pastore John R. (Leander TX) Nomi Victor K. (Round Rock TX) Wilson Howard P. (Austin TX), Pad array semiconductor device with thermal conductor and process for making the same.
  43. Sasaki Keiichi,JPX ; Kimura Manabu,JPX ; Hayasaka Nobuo,JPX, Paste connection plug, burying method, and semiconductor device manufacturing method.
  44. Otterbeck Norbert,DEX, Pellet-type formulation intended for treating the intestinal tract.
  45. Sakaki,Yasuhiko, Plating apparatus and plating method.
  46. Endoh Shuhichi (Fujisawa JPX) Suga Motoi (Kanagawa JPX), Printed wiring board and manufacturing method therefor.
  47. Takaba Toshio (Tokyo JPX) Kobayashi Toshimasa (Tokyo JPX), Printed wiring board comprising a conductive pattern retreating at least partly in a through-hole.
  48. Gaudiello,John G.; Herard,James D.; Konrad,John J.; McKeveny,Jeffrey; Wells,Timothy L., Process for manufacturing a printed wiring board.
  49. Hayward John S. (6119 Jessamine Houston TX 77081), Process for manufacturing printed circuit boards.
  50. Larson Gary B. (Cheshire CT), Process for manufacturing printed circuit employing selective provision of solderable coating.
  51. Maniwa Ryo (Tokyo JPX) Ohnuki Hidebumi (Tokyo JPX), Process for manufacturing printed wiring boards.
  52. Takahashi Hiroshi (Kasama JPX) Takanezawa Shin (Shimodate JPX) Kanno Masao (Shimodate JPX) Iwasaki Yorio (Shimodate JPX) Okamura Toshirou (Shimodate JPX) Nakaso Akishi (Oyama JPX) Hasegawa Kiyoshi (Y, Process for producing printed wiring board.
  53. Hussein Makarem A., Process to manufacture continuous metal interconnects.
  54. Lykins ; II James L., Rough electrical contact surface.
  55. Zhao Bin (Austin TX) Vasudev Prahalad K. (Austin TX) Dubin Valery M. (Cupertino CA) Shacham-Diamand Yosef (Ithaca NY) Ting Chiu H. (Saratoga CA), Selective electroless copper deposited interconnect plugs for ULSI applications.
  56. Georgiou George E. (Gillette NJ) Poli Gary N. (High Bridge NJ), Selective electroless plating of vias in VLSI devices.
  57. Chakravorty, Kishore K.; Dory, Thomas S.; Garner, C. Michael, Self-aligned coaxial via capacitors.
  58. Chakravorty, Kishore K.; Dory, Thomas S.; Garner, C. Michael, Self-aligned coaxial via capacitors.
  59. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  60. Patrick B. Halahan ; Oleg Siniaguine, Semiconductor structures having multiple conductive layers in an opening, and methods for fabricating same.
  61. Makarem Hussein ; Kevin J. Lee ; Sam Sivakumar, Single step electroplating process for interconnect via fill and metal line patterning.
  62. Genova Perry A. ; Tsuei Timothy W., Solid state microanemometer.
  63. Gaul Stephen Joseph ; Delgado Jose Avelino, Surface mount die by handle replacement.
  64. Gaul Stephen Joseph (Melbourne FL), System for interconnecting stacked integrated circuits.
  65. Taniguchi, Osamu; Miyashita, Tomoko; Yamagishi, Yasuo; Omote, Koji; Imanaka, Yoshihiko, Thin-film circuit substrate.
  66. Sik On Kong SG, Three dimensional IC package module.
  67. Kung Ling-Chen,TWX ; Lin Jyh-Rong,TWX ; Chen Kuo-Chuan,TWX, Wafer level packaging method and packages formed.
  68. Kwon, Yong Hwan; Kang, Sa Yoon; Jang, Dong Hyeon; Cho, Min Kyo; Kim, Gu Sung, Wafer level stack chip package and method for manufacturing same.
  69. Pierce, John L., Wafer testing interposer for a conventional package.

이 특허를 인용한 특허 (12)

  1. Yang, Chih-Chao; Edelstein, Daniel C.; Molis, Steven E., Enhanced diffusion barrier for interconnect structures.
  2. Yang, Chih-Chao; Edelstein, Daniel C.; Molis, Steven E., Enhanced diffusion barrier for interconnect structures.
  3. Mohammed, Ilyas; Haba, Belgacem; Uzoh, Cyprian Emeka; Savalia, Piyush; Oganesian, Vage, High density three-dimensional integrated capacitors.
  4. Mohammed, Ilyas; Haba, Belgacem; Uzoh, Cyprian Emeka; Savalia, Piyush; Oganesian, Vage, High density three-dimensional integrated capacitors.
  5. Oganesian, Vage; Haba, Belgacem; Mohammed, Ilyas; Savalia, Piyush, High density three-dimensional integrated capacitors.
  6. Oganesian, Vage; Haba, Belgacem; Mohammed, Ilyas; Savalia, Piyush, High density three-dimensional integrated capacitors.
  7. Sinha, Nishant, Methods for forming conductive vias in semiconductor device components.
  8. Sinha, Nishant, Methods for forming conductive vias in semiconductor device components.
  9. Schubert, Martin F.; Odnoblyudov, Vladimir; Basceri, Cem, Methods, devices, and systems related to forming semiconductor power devices with a handle substrate.
  10. Kan, Ming-Chi; Huang, Shih-Yao; Hu, Shao-Chung, Packaging carrier with high heat dissipation and method for manufacturing the same.
  11. Cho, SungWon; Kang, TaeWoo, Semiconductor device and method of forming column interconnect structure to reduce wafer stress.
  12. Cho, SungWon; Kang, TaeWoo, Semiconductor device and method of forming column interconnect structure to reduce wafer stress.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로