Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
C23C-014/34
C23C-016/00
출원번호
UP-0861927
(2007-09-26)
등록번호
US-7670469
(2010-04-21)
발명자
/ 주소
Ahn, Kie Y.
Forbes, Leonard
출원인 / 주소
Micron Technology, Inc.
대리인 / 주소
Schwegman, Lundberg & Woessner, P.A.
인용정보
피인용 횟수 :
12인용 특허 :
344
초록▼
In recent years, copper wiring has emerged as a promising substitute for the aluminum wiring in integrated circuits, because copper offers lower electrical resistance and better reliability at smaller dimensions than aluminum. However, use of copper typically requires forming a diffusion barrier to
In recent years, copper wiring has emerged as a promising substitute for the aluminum wiring in integrated circuits, because copper offers lower electrical resistance and better reliability at smaller dimensions than aluminum. However, use of copper typically requires forming a diffusion barrier to prevent contamination of other parts of an integrated circuit and forming a seed layer to facilitate copper plating steps. Unfortunately, conventional methods of forming the diffusion barriers and seed layers require use of separate wafer-processing chambers, giving rise to transport delays and the introduction of defect-causing particles. Accordingly, the inventors devised unique wafer-processing chambers and methods of forming barrier and seed layers. One embodiment of the wafer-processing chamber includes equipment for physical vapor deposition and equipment for chemical vapor deposition to facilitate formation of diffusion barriers and seed layers within one chamber, thereby promoting fabrication efficiency and reducing defects.
대표청구항▼
What is claimed is: 1. A processing chamber for one or more integrated-circuit assemblies, comprising: a vacuum chamber including a substrate holder, at least one sputtering target, a plasma power source; a gas emission device selectively connected to a plurality of gaseous material sources, a heat
What is claimed is: 1. A processing chamber for one or more integrated-circuit assemblies, comprising: a vacuum chamber including a substrate holder, at least one sputtering target, a plasma power source; a gas emission device selectively connected to a plurality of gaseous material sources, a heater; a gas emission device disposed adjacent the sputtering target; and a non-reactive gas source disposed operatively to sweep non-reactive gas across the sputtering target to prevent contamination during operation of the gas emission device selectively connected to a plurality of gaseous material sources. 2. The processing chamber of claim 1, wherein the at least one sputtering target includes at least one material from the list comprising copper, silver, gold, tungsten; and at least one of the gaseous material sources includes at least one material from the list comprising oxygen, nitrogen, aluminum, silicon, germanium, copper, silver, gold. 3. The processing chamber of claim 1, wherein the gas emission device selectively connect to the plurality of gaseous material sources is enabled to chemical vapor deposit at least one of a graded composition of WSix, where x varies from 2.0 to 2.5, and nitrided graded WSixNy. 4. The processing chamber of claim 1, wherein the gas emission device selectively connected to the plurality of gaseous material sources includes an ECR device to excite a plasma including argon gas. 5. The processing chamber of claim 1, further comprising at least one of a movable shutter disposed adjacent the at least one sputtering target, an isolation valve positioned in an inlet into the chamber, or the sputtering target disposed below the substrate holder. 6. The processing chamber of claim 3, wherein the gas emission device selectively connected to the plurality of gaseous material sources is adapted to deposit tungsten by introducing tungsten hexafluoride and hydrogen gases, introducing silane gas, and terminating introduction of silane gas before terminating introduction of tungsten hexafluoride and hydrogen gases. 7. The processing chamber of claim 1, wherein the gas emission device selectively connected to the plurality of gaseous material sources includes a plurality of mass flow-controllers, and include a WF6 source, a SiH4 source, and an N2 source. 8. A processing chamber for one or more integrated-circuit assemblies, comprising: a sputter target within the chamber; a plasma generator within the chamber; a chemical vapor deposition system within the chamber; a movable shutter disposed to isolate the plasma generator during operation of the chemical vapor deposition system; and a gas source adapted to sweep the sputter target for preventing contamination of the sputter target during operation of the chemical vapor deposition system. 9. The processing chamber of claim 8, wherein the gas source includes at least one of one or more turns of electrically conductive tubing and an RF emission coil. 10. A processing chamber for one or more integrated-circuit assemblies, comprising: a wafer holder for holding a wafer or substrate; means for sputtering a material onto a surface of a wafer held by the wafer holder, including: one or more sputter-target holders within the chamber for holding a sputter target; and a plasma source coupled to the chamber; means for vapor-depositing a material, including: one or more mass-flow controllers coupled to the chamber; and a gas-emission tube coupled to at least one of the mass-flow controllers and having one or more orifices oriented for emitting gas toward a sputter target held by the one or more sputter target holders; and a non-reactive gas source disposed operatively to sweep non-reactive gas across the sputtering target to prevent contamination during operation of the means for vapor-depositing a material. 11. The processing chamber of claim 10, wherein the gas-emission tube comprises a coiled tube having one or more turns. 12. The processing chamber of claim 11, further comprising a single vacuum chamber, a sputtering target holder within the chamber below the wafer holder, an electron-cyclotron-resonance plasma source coupled to the chamber, and at least one mass-flow controller coupled to the chamber. 13. The processing chamber of claim 12, wherein the vacuum chamber includes walls of at least one of stainless steel and glass. 14. The processing chamber of claim 12, wherein the chamber includes an RF-gas emission coil below the sputtering target holder. 15. The processing chamber of claim 14, wherein the coil includes a horizontal spiral. 16. The processing chamber of claim 14, wherein the coil includes two turns of 6.5 millimeter tubing. 17. The processing chamber of claim 12, wherein the sputtering target holder is adapted to provide a bias voltage to a target. 18. The processing chamber of claim 12, wherein the plasma source includes an isolation valve adapted to selectively isolate the plasma source from the chamber. 19. A processing chamber for one or more integrated-circuit assemblies, comprising: a vacuum chamber including a substrate holder, at least one sputtering target including at least one material from the list comprising copper, silver, gold, tungsten; a plasma power source selected from a capacitive radio frequency generator, an inductive radio frequency generator, and an ECR device, to excite a plasma; a gas emission device selectively connected to a plurality of gaseous material sources including at least one material from the list comprising oxygen, nitrogen, hydrogen, argon, aluminum, silicon, germanium, copper, silver, gold, tungsten, and enabled to mix gaseous material sources to chemical vapor deposit at least one of a graded composition of WSix, where x varies from 2.0 to 2.5, and nitrided graded WSix; and a gas emission device disposed adjacent the sputtering target, the gas emission device disposed adjacent the sputtering target disposed to sweep a non-reactive gas source across the sputtering target during operation of the gas emission device selectively connected to a plurality of gaseous material sources. 20. The processing chamber of claim 19, further comprising at least one of a movable shutter disposed adjacent the at least one sputtering target, an isolation valve positioned in an inlet into the chamber, or the sputtering target disposed below the integrated circuit assemblies. 21. The processing chamber of claim 20, wherein the gas emission device selectively connect to the plurality of gaseous material sources includes a heater, mass flow gas controllers, and a timer to deposit tungsten by introducing a selected flow of tungsten hexafluoride (WF6) and hydrogen gases (H2), introducing a selected flow of silane gas (SiH4), and terminating introduction of silane gas before terminating introduction of tungsten hexafluoride and hydrogen gases.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (344)
Wong Lawrence D., Air gap based low dielectric constant interconnect structure and method of making same.
Grensing Fritz C. (Perrysburg OH) Marder James M. (Shaker Heights OH) Brophy Jere H. (Chagrin Falls OH), Aluminum alloys containing beryllium and investment casting of such alloys.
Grant Larry A. (Saratoga CA) Marder James M. (Shaker Heights OH) Wright Wayne L. (San Jose CA), Aluminum-beryllium alloys having high stiffness and low thermal expansion for memory devices.
Thomas L. Ritzdorf ; Steve L. Eudy ; Gregory J. Wilson ; Paul R. McHugh, Apparatus and method for electrochemical processing of a microelectronic workpiece, capable of modifying processing based on metrology.
Ritzdorf, Thomas L.; Stevens, E. Henry; Chen, LinLin; Graham, Lyndon W.; Dundas, Curt, Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device.
Beyer Klaus D. (Poughkeepsie NY) Ku San-Mei (Poughkeepsie NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasant Valley NY), Buried air dielectric isolation of silicon islands.
Lu Jiong Ping ; Hwang Ming ; Anderson Dirk N. ; Kittl Jorge A. ; Tsai Hun-Lian, CVD-based process for manufacturing stable low-resistivity poly-metal gate electrodes.
Farkas Janos ; Bajaj Rajeev ; Freeman Melissa ; Watts David K. ; Das Sanjit, Chemical mechanical polishing (CMP) slurry for polishing copper interconnects which use tantalum-based barrier layers.
Buchwalter Leena P. ; Callegari Alessandro Cesare ; Cohen Stephan Alan ; Graham Teresita Ordonez ; Hummel John P. ; Jahnes Christopher V. ; Purushothaman Sampath ; Saenger Katherine Lynn ; Shaw Jane , Chip interconnect wiring structure with low dielectric constant insulator and methods for fabricating the same.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Harper James M. E. (Yorktown Heights NY) Holloway Karen L. (Mount Kisco NY) Kwok Thomas Y. (Westwood NJ), Copper alloy metallurgies for VLSI interconnection structures.
Edelstein Daniel Charles ; Harper James McKell Edwin ; Hu Chao-Kun ; Simon Andrew H. ; Uzoh Cyprian Emeka, Copper interconnection structure incorporating a metal seed layer.
Zhao Bin ; Vasudev Prahalad K. ; Horwath Ronald S. ; Seidel Thomas E. ; Zeitzoff Peter M., Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer.
Uchida Hiroto ; Soyama Nobuyuki ; Ogi Katsumi,JPX ; Scott Michael C.,AUX ; Cuchiaro Joseph D. ; McMillan Larry D. ; Paz de Araujo Carlos A., Ferroelectric/high dielectric constant integrated circuit and method of fabricating same.
Kermani Ahmad (Fremont CA) Johnsgard Kristian E. (San Jose CA) Galewski Carl (Berkeley CA), Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure.
Prasad Jayasimha S. (Tigard OR) Park Song W. (Aloha OR) Vetanen William A. (Sherwood OR) Beers Irene G. (Sherwood OR) Haynes Curtis M. (Portland OR), Implant-free heterojunction bioplar transistor integrated circuit process.
Ingraham Anthony P. ; Kehley Glenn L. ; Sathe Sanjeev B. ; Slack John R., Integrated, multi-chip, thermally conductive packaging device and methodology.
Michael Mark W. ; Dawson Robert ; Hause Fred N. ; Bandyopadhyay Basab ; Fulford ; Jr. H. Jim ; Brennan William S., Interlevel dielectric with air gaps to reduce permitivity.
Beyer Klaus D. (Poughkeepsie NY) Silvestri Victor J. (Hopewell Junction NY) Yapsir Andrie S. (Pleasant Valley NY), Isolated films using an air dielectric.
Aitken John M. (Mahopac NY) Beyer Klaus D. (Poughkeepsie NY) Crowder Billy L. (Putnam Valley NY) Greco Stephen E. (Lagrangeville NY), Larce scale IC personalization method employing air dielectric structure for extended conductors.
Sachdev Krishna Gandhi ; Hummel John Patrick ; Kamath Sundar Mangalore ; Lang Robert Neal ; Nendaic Anton ; Perry Charles Hampton ; Sachdev Harbans, Low TCE polyimides as improved insulator in multilayer interconnect structures.
Kapoor Ashok K. (Palo Alto CA) Pasch Nicholas F. (Pacifica CA), Low dielectric constant insulation layer for integrated circuit structure and method of making same.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Ahila Krishnamoorthy ; David J. Duquette ; Shyam P. Murarka, Metallization structures for microelectronic applications and process for forming the structures.
Brors Daniel L. (Los Altos Hills CA) Fair James A. (Mountain View CA) Monnig Kenneth A. (Palo Alto CA), Method and apparatus for deposition of tungsten silicides.
Schmitt Jerome J. (265 College St. (12N) New Haven CT 06510), Method and apparatus for the deposition of solid films of a material from a jet stream entraining the gaseous phase of s.
Omstead Thomas R. ; Wongsenakhum Panya ; Messner William J. ; Nagy Edward J. ; Starks William ; Moslehi Mehrdad M., Method and system for dispensing process gas for fabricating a device on a substrate.
Chen, Linlin; Wilson, Gregory J.; McHugh, Paul R.; Weaver, Robert A.; Ritzdorf, Thomas L., Method for electrochemically depositing metal on a semiconductor workpiece.
Svendsen Leo Gulvad (Redwood City CA) Walker Clifford James (Fremont CA) Lykins ; II James Leborn (San Jose CA), Method for electroplating a substrate containing an electroplateable pattern.
Cherng Meng-Jaw,TWX ; Li Pei-Wen,TWX, Method for etching polymer-assisted reduced small contacts for ultra large scale integration semiconductor devices.
Abt Norman E. (Burlingame CA) Moazzami Reza (Oakland CA) Nissan-Cohen Yoav (Zichren Ya\akov ILX), Method for forming a ceramic oxide capacitor having barrier layers.
Farnworth Warren M. (Nampa ID) Akram Salman (Boise ID) Wood Alan G. (Boise ID), Method for forming contact pins for semiconductor dice and interconnects.
Cooper Kent J. (Austin TX) Lin Jung-Hui (Austin TX) Roth Scott S. (Austin TX) Roman Bernard J. (Austin TX) Mazure Carlos A. (Austin TX) Nguyen Bich-Yen (Austin TX) Ray Wayne J. (Austin TX), Method for forming contact to a semiconductor device.
Chiang Chien ; Fraser David B., Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections.
Fitzsimmons John A. (Poughkeepsie NY) Havas Janos (Hopewell Junction NY) Lawson Margaret J. (Newburgh NY) Leonard Edward J. (Fishkill NY) Rhoads Bryan N. (Pine Bush NY), Method for forming patterned films on a substrate.
Yang Tsung-Ju,TWX ; Wang Chien-Mei,TWX ; Kang Tsung-Kuei,TWX, Method for making intermetal dielectrics (IMD) on semiconductor integrated circuits using low dielectric constant spin-on polymers.
Boeck Bruce Allen ; Wetzel Jeff Thomas ; Sparks Terry Grant, Method for manufacturing a low dielectric constant inter-level integrated circuit structure.
Chakravorty Kishore K. (Issaquah WA) Tanielian Minas H. (Bellevue WA), Method for producing a planar surface on which a conductive layer can be applied.
Lai Yeong-Chih,TWX ; Huang Chien-Chung,TWX ; Tsai Yu-Tai,TWX ; Wu Huang-Hui,TWX, Method for reducing critical dimension of dual damascene process using spin-on-glass process.
Wang Tsing-Chow (San Jose CA) Liang Louis H. (Los Altos CA), Method of constructing termination electrodes on yielded semiconductor die by visibly aligning the die pads through a tr.
van Laarhoven Josephus M. F. G. (Eindhoven NLX) de Bruin Leendert (Eindhoven NLX) van Arendonk Anton P. M. (Eindhoven NLX), Method of enabling electrical connection to a substructure forming part of an electronic device.
Thomas Michael E. (Cupertino CA) Chinn Jeffrey D. (Foster City CA), Method of fabricating a high performance interconnect system for an integrated circuit.
Steven C. Avanzino ; Kai Yang ; Sergey Lopatin ; Todd P. Lukanc, Method of fabricating improved copper metallization including forming and removing passivation layer before forming capping film.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Method of forming a semiconductor structure having an air region.
Ashley Leon ; Dalal Hormazdyar M. ; Nguyen Du Binh ; Rathore Hazara S. ; Smith Richard G., Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity.
Bang David, Method of producing air gap for reducing intralayer capacitance in metal layers in damascene metalization process and product resulting therefrom.
Miyauchi Nobuaki (San Diego CA) Yonemasu Hiroshi (San Diego CA) Cho Bakji (San Diego CA), Method of using a contamination shield during the manufacture of EPROM semiconductor package windows.
Cha Sung W. (Cambridge MA) Suh Nam P. (Sudbury MA) Baldwin Daniel F. (Medford MA) Park Chul B. (Cambridge MA), Microcellular thermoplastic foamed with supercritical fluid.
Kim Edwin ; Nam Michael ; Cha Chris ; Yao Gongda ; Lee Sophia ; Dorleans Fernand ; Kohara Gene Y. ; Fu Jianming, Oxygen enhancement of ion metal plasma (IMP) sputter deposited barrier layers.
Agnello Paul D. ; Buchwalter Leena P. ; Hummel John ; Luther Barbara ; Stamper Anthony K., Plasma treatment to enhance inorganic dielectric adhesion to copper.
Stevens E. Henry ; Berner Robert W., Process architecture and manufacturing tool sets employing hard mask patterning for use in the manufacture of one or more metallization levels on a workpiece.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Zaidel Simon A. (Manlius NY) Alcorn Terrence S. (Liverpool NY) Kopp William F. (Liverpool NY) Pifer George C. (North Syracuse NY), Process for making air bridges for integrated circuits.
Miura Takao,JPX ; Yamauchi Tunenori,JPX ; Monma Yoshinobu,JPX ; Goto Hiroshi,JPX, Process for manufacturing semiconductor devices separated by an air-bridge.
Paul A. Farrar, Process for providing seed layers for using aluminum, copper, gold and silver metallurgy process for providing seed layers for using aluminum, copper, gold and silver metallurgy.
Ping-Chuan Wang ; Ronald G. Filippi ; Robert D. Edwards ; Edward W. Kiewra ; Roy C. Iggulden, Process of enclosing via for improved reliability in dual damascene interconnects.
Cheung Robin W. (Cupertino CA) Chang Mark S. (Los Altos CA), Processing techniques for achieving production-worthy, low dielectric, low dielectric, low interconnect resistance and h.
Schacham-Diamand Yosef ; Dubin Valery M. ; Ting Chiu H. ; Zhao Bin ; Vasudev Prahalad K. ; Desilva Melvin, Protected encapsulation of catalytic layer for electroless copper interconnect.
Joshi Rajiv V. (Yorktown Heights NY) Cuomo Jerome J. (Lincolndale NY) Dalal Hormazdyar M. (Milton NY) Hsu Louis L. (Fishkill NY), Refractory metal capped low resistivity metal conductor lines and vias.
Dennison Charles H. ; Doan Trung T., Self-aligned process for making contacts to silicon substrates during the manufacture of integrated circuits therein.
Blalock Guy T. ; Howard Bradley J., Self-limiting method of reducing contamination in a contact opening, method of making contacts and semiconductor devices therewith, and resulting structures.
Hughes Henry G. (Scottsdale AZ) Lue Ping-Chang (Scottsdale AZ) Robinson Frederick J. (Scottsdale AZ), Semiconductor device having a low permittivity dielectric.
Xu Zheng ; Forster John ; Yao Tse-Yong, Semiconductor device having a low thermal budget metal filling and planarization of contacts, vias and trenches.
Fitch Jon T. (Austin TX) Maniar Papu (Austin TX) Witek Keith E. (Austin TX) Gelatos Jerry (Austin TX) Moazzami Reza (Austin TX) Ajuria Sergio A. (Austin TX), Semiconductor structure having an air region and method of forming the semiconductor structure.
Huang Richard J. (Milpitas CA) Hui Angela (Milpitas CA) Cheung Robin (Cupertino CA) Chang Mark (Los Altos CA) Lin Ming-Ren (Cupertino CA), Simplified dual damascene process for multi-level metallization and interconnection structure.
Kitch Vassili, Structure and method for controlling copper diffusion and for utilizing low K materials for copper interconnects in integrated circuit structures.
Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
Ek Bruce A. (Pelham Manor NY) Iyer Subramanian S. (Yorktown Heights NY) Pitner Philip M. (Wappingers Falls NY) Powell Adrian R. (New Milford CT) Tejwani Manu J. (Yorktown Heights NY), Substrate for tensilely strained semiconductor.
Cabral ; Jr. Cyril (Ossining NY) Colgan Evan G. (Suffern NY) Grill Alfred (White Plains NY), Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum.
Isik C. Kizilyalli ; Sailesh M. Merchant ; Joseph R. Radosevich, Tungsten silicide nitride as a barrier for high temperature anneals to improve hot carrier reliability.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.