Methods of forming metal layers using multi-layer lift-off patterns
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/44
출원번호
UP-0671018
(2007-02-05)
등록번호
US-7674701
(2010-04-21)
발명자
/ 주소
Rinne, Glenn A.
출원인 / 주소
Amkor Technology, Inc.
대리인 / 주소
Myers Bigel Sibley & Sajovec, P.A.
인용정보
피인용 횟수 :
5인용 특허 :
173
초록▼
Methods of forming interconnections for an electronic device including a substrate may be provided. For example, first and second patterned layers may be formed on the substrate wherein an opening in the first and second patterned layers exposes portions of the substrate, wherein the first and secon
Methods of forming interconnections for an electronic device including a substrate may be provided. For example, first and second patterned layers may be formed on the substrate wherein an opening in the first and second patterned layers exposes portions of the substrate, wherein the first and second patterned layers have different compositions, and wherein the first patterned layer is between the second patterned layer and the substrate. A metal layer may be formed on the second patterned layer and on portions of the substrate exposed through the opening in the first and second patterned layers. The second patterned layer and portions of the metal layer thereon may be removed while maintaining portions of the metal layer on the portions of the substrate exposed through the opening. After removing the second mask layer, solder may be provided on the metal layer.
대표청구항▼
That which is claimed is: 1. A method of forming an interconnection for an electronic device including a substrate, the method comprising: forming first and second patterned layers on the substrate wherein an opening in the first and second patterned layers exposes portions of the substrate, wherei
That which is claimed is: 1. A method of forming an interconnection for an electronic device including a substrate, the method comprising: forming first and second patterned layers on the substrate wherein an opening in the first and second patterned layers exposes portions of the substrate, wherein the first and second patterned layers have different compositions, and wherein the first patterned layer is between the second patterned layer and the substrate; forming a metal layer on the second patterned layer and on portions of the substrate exposed through the opening in the first and second patterned layers; removing the second patterned layer and portions of the metal layer thereon while maintaining portions of the metal layer on the portions of the substrate exposed through the opening; and after removing the second patterned layer, providing solder on the metal layer. 2. A method according to claim 1 wherein providing the solder on the metal layer comprises providing a preformed solder mass on the metal layer while maintaining the first patterned layer after removing the second patterned layer, and after providing the preformed solder mass, bonding the preformed solder mass to the metal layer. 3. A method according to claim 1 wherein the metal layer comprises a first metal layer, the method further comprising: after removing the second patterned layer and before providing the solder, selectively forming a second metal layer on the first metal layer so that the second metal layer is between the solder and the first metal layer. 4. A method according to claim 3 wherein selectively forming the second metal layer comprises plating the second metal layer. 5. A method according to claim 1 wherein forming the metal layer comprises sputtering the metal layer. 6. A method according to claim 1 wherein providing solder on the metal layer comprises providing solder on the metal layer while maintaining the first patterned layer. 7. A method according to claim 6 wherein the first patterned layer comprises a photo-imageable epoxy. 8. A method according to claim 1 wherein forming the first and second patterned layers comprises, forming first and second photo-sensitive layers on the substrate, selectively exposing the first and second photo-sensitive layers to radiation using a photo-mask, and after forming the first and second photo-sensitive layers and after selectively exposing the first and second photo-sensitive layer, developing the first and second photo-sensitive layers. 9. A method according to claim 8 wherein forming the first and second photo-sensitive layers comprises coating the first and second photo-sensitive layers using different solvents for the first and second photo-sensitive layers. 10. A method according to claim 8 wherein the first photo-sensitive layer has a first photo-sensitivity, wherein the second photo-sensitive layer has a second photo-sensitivity, and wherein the first and second photo-sensitivities are different. 11. A method according to claim 1 wherein forming the first and second patterned layers comprises providing the first and second patterned layers as a pre-laminated dry film, and then applying the pre-laminated dry film to the substrate. 12. A method of forming an interconnection for an electronic device including a substrate, the method comprising: forming first and second patterned layers on the substrate wherein an opening in the first and second patterned layers exposes portions of the substrate, wherein the first and second patterned layers have different compositions, and wherein the first patterned layer is between the second patterned layer and the substrate; forming a metal layer on the second patterned layer and on portions of the substrate exposed through the opening in the first and second patterned layers; and removing the second patterned layer and portions of the metal layer thereon while maintaining the first patterned layer and portions of the metal layer on the portions of the substrate exposed through the opening wherein the metal layer is spaced apart from the first patterned layer. 13. A method according to claim 12 wherein the metal layer comprises a first metal layer, the method further comprising: after removing the second patterned layer, selectively forming a second metal layer on the first metal layer. 14. A method according to claim 13 wherein selectively forming the second metal layer comprises selectively forming the second metal layer while maintaining the first patterned layer. 15. A method according to claim 14 wherein the first patterned layer comprises a photo-imageable epoxy. 16. A method according to claim 13 further comprising: after selectively forming the second metal layer, providing solder on the second metal layer. 17. A method according to claim 16 wherein providing solder comprises providing a preformed solder mass on the second metal layer while maintaining the first patterned layer, and after providing the preformed solder mass, bonding the preformed solder mass to the second metal layer. 18. A method according to claim 13 wherein selectively forming the second metal layer comprises plating the second metal layer. 19. A method according to claim 12 wherein forming the metal layer comprises sputtering the first metal layer. 20. A method according to claim 12 wherein forming the first and second patterned layers comprises, forming first and second photo-sensitive layers on the substrate, selectively exposing the first and second photo-sensitive layers to radiation using a photo-mask, and after forming the first and second photo-sensitive layers and after selectively exposing the first and second photo-sensitive layer, developing the first and second photo-sensitive layers. 21. A method according to claim 20 wherein forming the first and second photo-sensitive layers comprises coating the first and second photo-sensitive layers using different solvents for the first and second photo-sensitive layers. 22. A method according to claim 20 wherein the first photo-sensitive layer has a first photo-sensitivity, wherein the second photo-sensitive layer has a second photo-sensitivity, and wherein the first and second photo-sensitivities are different. 23. A method according to claim 12 wherein forming the first and second patterned layers comprises providing the first and second patterned layers as a pre-laminated dry film, and then applying the pre-laminated dry film to the substrate. 24. A method according to claim 12 wherein portions of the substrate are exposed between the metal layer and the first patterned layer. 25. A method according to claim 1 wherein the metal layer is spaced apart from the first patterned layer. 26. A method according to claim 25 wherein portions of the substrate are exposed between the metal layer and the first patterned layer. 27. A method according to claim 1 further comprising: after providing the solder on the metal layer, reflowing the solder. 28. A method according to claim 16 further comprising: after providing the solder on the second metal layer, reflowing the solder. 29. A method according to claim 1 wherein portions of the first patterned layer adjacent the opening are undercut relative to the second patterned layer. 30. A method according to claim 12 wherein portions of the first patterned layer adjacent the opening are undercut relative to the second patterned layer.
Walters Richard (58 Leandre St. Manchester NH 03102), Adjustable printed circuit board rack for supporting printed circuit boards in a horizontal or a vertical position.
Hileman Vince (San Jose CA) Kitlas Kenneth (San Jose CA) Willis Clifford B. (Tracy CA), Card guide with groove having a base portion and ramped portion which restrains an electronic card.
Gardner David A. (Essex Jct. VT) Ryan James G. (Essex Jct. VT) Schaefer Joseph G. (Berkshire VT) Walton Erick G. (So. Burlington VT), Chromium-titanium alloy.
Datta, Madhav; Emory, Dave; Joshi, Subhash M.; Menezes, Susanne; Suh, Doowon, Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same.
Carson John C. (Corona del Mar CA) Some Raphael R. (Irvine CA), Electronic module comprising a stack of IC chips each interacting with an IC chip secured to the stack.
Pepe Angel A. (Irvine CA) Reinker David M. (Rancho Santa Margarita CA) Minahan Joseph A. (Simi Valley CA), Fabrication of dense parallel solder bump connections.
Chu Richard C. (Poughkeepsie NY) Gupta Omkarnath R. (Poughkeepsie NY) Hwang Un-Pah (Poughkeepsie NY) Simons Robert E. (Poughkeepsie NY), Gas encapsulated cooling module.
Christophorou Loucas G. (Oak Ridge TN) James David R. (Knoxville TN) Pace Marshall O. (Knoxville TN) Pai Robert Y. (Concord TN), Gaseous insulators for high voltage electrical equipment.
Fassbender Charles J. (Poway CA) Tustaniwskyj Jerry I. (Mission Viejo CA) Vora Harshadrai (Poway CA), High density chip stack having a zigzag-shaped face which accommodates connections between chips.
Merrill Richard B. (Daly City CA) Chen Kai (Sunnyvale CA), Low reverse junction breakdown voltage zener diode for electrostatic discharge protection of integrated circuits.
Mahulikar Deepak (Meriden CT) Butt Sheldon H. (Godfrey IL) Crane Jacob (Woodbridge CT) Pasqualoni Anthony M. (New Haven CT) Smith Edward F. (Madison CT), Metal electronic package.
Sharma Ravinder K. (Mesa AZ) Geyer Harry J. (Phoenix AZ) Mitchell Douglas G. (Tempe AZ), Metallization scheme providing adhesion and barrier properties.
Le Meau Michel (Saint Georges FRX) Boiteau Jean-Pierre (Villeveque FRX) Vernon Jean-Yves (Avrille FRX), Method and apparatus for soldering elements on the corresponding pads of a wafer, in particular a wafer having high-dens.
Schmidt Hans-Fr. (Eurasburg DEX) Hadwiger Helmut (Munich DEX) Prochazka Milan (Munich DEX) Roelants Eddy (Asse BEX), Method for applying a solder resist layer to a printed circuit board.
Lakritz, Mark N.; Ordonez, Jose; Tubiola, Peter J., Method for forming elongated solder connections between a semiconductor device and a supporting substrate.
Carlos J. Sambucetti ; Daniel C. Edelstein ; John G. Gaudiello ; Judith M. Rubino ; George Walker, Method for preparing a conductive pad for electrical connection and conductive pad formed.
Koopman Nicholas G. (Raleigh NC) Rinne Glenn A. (Cary NC) Turlik Iwona (Raleigh NC) Yung Edward K. (Carrboro NC), Method of forming differing volume solder bumps.
Mones Arthur H. (Phoenix AZ) Sartell Jack A. (Bloomington MN) Kardashian Vahram S. (Plymouth MN), Method of forming solder bump terminals on semiconductor elements.
Bitaillou Alexis (Bretigny sur Orge FRX) Grandguillot Michel (Verrieres le Buisson FRX), Method of forming solder terminals for a pinless ceramic module.
Altman Leonard F. (Coral Springs FL) Flaugher Jill L. (Margate FL) Suppelsa Anthony B. (Coral Springs FL) Mullen ; III William B. (Boca Raton FL), Method of making high density solder bumps and a substrate socket for high density solder bumps.
Kitayama Yoshifumi,JPX ; Mori Kazuhiro,JPX ; Saeki Keiji,JPX ; Akiguchi Takashi,JPX, Method of packaging electronic chip component and method of bonding of electrode thereof.
Oliver Susan A. (Campbell CA) Schneider Mark R. (San Jose CA), Microcircuit package assembly utilizing large size die and low temperature curing organic die attach material.
Glenn A. Rinne, Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles.
Kim,Kieun; Cohen,Adam L.; Larsen,Willa M.; Chen,Richard T.; Kumar,Ananda H.; Kruglick,Ezekiel J. J.; Arat,Vacit; Zhang,Gang; Lockard,Michael S.; Bang,Christopher A., Microprobe tips and methods for making.
Carson John C. (Corona del Mar CA) Indin Ronald J. (Huntington Beach CA) Shanken Stuart N. (Irvine CA), Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip.
Malhi Satwinder (Garland TX) Bean Kenneth E. (Celina TX) Driscoll Charles C. (Richardson TX) Chatterjee Pallab K. (Dallas TX), Orthogonal chip mount system module and method.
Juskey ; Jr. Frank J. (Coral Springs FL) Miles Barry M. (Plantation FL) Suppelsa Anthony B. (Coral Springs FL), Pad grid array for receiving a solder bumped chip carrier.
LoVasco Francis (Roxbury Township NJ) Oien Michael A. (Chatham Township ; both of Morris County NJ), Process for controlling solder joint geometry when surface mounting a leadless integrated circuit package on a substrate.
Mandal Robert P. (Saratoga CA), Process for electrically interconnecting chips with substrates employing gold alloy bumps and magnetic materials therein.
Heitzmann Michel (Crolles FRX) Lajzerowicz Jean (Meylan FRX) LaPorte Philippe (Sassenage FRX), Process for etching and depositing integrated circuit interconnections and contacts.
Cronin John E. (Milton VT) Lee Pei-ing P. (Williston VT), Process for fabricating multi-level integrated circuit wiring structure from a single metal deposit.
Crafts Douglas E. (San Jose CA) Murali Venkatesan (San Jose CA) Lee Caroline S. (Fresh Meadows NY), Process for single mask C4 solder bump fabrication.
Whitworth, Adam John; Sherrima, Faraj A.; Chalaka, Ashok Kumar, Silicon sub-mount capable of single wire bonding and of providing ESD protection for light emitting diode devices.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structure including a titanium barrier layer.
Mis Joseph Daniel ; Adema Gretchen Maerker ; Kellam Mark D. ; Rogers W. Boyd, Solder bump fabrication methods and structures including a titanium barrier layer.
Moore Kevin D. (Schaumburg IL) Stafford John W. (St. Charles IL) Beckenbaugh William M. (Barrington IL) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming a solder bump on a circuit trace intersection.
Moore Kevin D. (Schaumburg) Stafford John W. (St. Charles) Beckenbaugh William M. (Barrington) Cholewczynski Ken (Streamwood IL), Solder plate reflow method for forming solder-bumped terminals.
Cotues Paul W. (Yorktown Heights NY) Moskowitz Paul A. (Yorktown Heights NY) Murphy Philip (New Fairfield CT) Ritter Mark B. (Brookfield CT) Walker George F. (New York NY), Stepped electronic device package.
Kang Sung K. (Chappaqua NY) Palmer Michael J. (Walden NY) Reiley Timothy C. (Los Gatos CA) Topa Robert D. (Binghamton NY), Thermocompression bonding in integrated circuit packaging.
Frew Dean L. (Garland TX) Kressley Mark A. (Richardson TX) Wilson Arthur M. (Richardson TX) Miller Juanita G. (Richardson TX) Hecker ; Jr. Philip E. (Garland TX) Drumm James (Crystal Lake IL) Johnson, Three dimensional assembly of integrated circuit chips.
Umehara Norito,JPX ; Amagai Masazumi,JPX ; Kobayashi Mamoru,JPX ; Ebe Kazuyoshi,JPX, Wafer dicing/bonding sheet and process for producing semiconductor device.
Lee, Ji Youl; Kim, Joo Young; Chung, Jong Won; Lee, Sang Yoon; Park, Jeong Il, Thin film transistor, method of manufacturing the same, and electronic device including the thin film transistor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.