Circuit arrangement for aircraft engine regulators
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G05F-001/40
G05F-001/56
출원번호
UP-0594305
(2005-03-03)
등록번호
US-7675274
(2010-04-21)
우선권정보
DE-10 2004 014 767(2004-03-26)
국제출원번호
PCT/DE2005/000358
(2005-03-03)
§371/§102 date
20070629
(20070629)
국제공개번호
WO05/096487
(2005-10-13)
발명자
/ 주소
Grimm, Lutz
출원인 / 주소
MTU Aero Engines GmbH
대리인 / 주소
Davidson, Davidson & Kappel, LLC
인용정보
피인용 횟수 :
0인용 특허 :
4
초록▼
A circuit arrangement for aircraft engine regulators, for providing or generating a bipolar output direct current signal as a function of at least one pulse-width modulated input signal is disclosed. Said circuit arrangement comprises at least two driver stages, each driver stage being controllable
A circuit arrangement for aircraft engine regulators, for providing or generating a bipolar output direct current signal as a function of at least one pulse-width modulated input signal is disclosed. Said circuit arrangement comprises at least two driver stages, each driver stage being controllable by a pulse-width modulated input signal and wired up to preferably one step-down actuator stage in such a way that, for the control of a first driver stage, a first switching device of a step-down actuator stage controls a low-pass filter device of the step-down actuator stage, and for the control of a second driver stage, a second switching device of the step-down actuator stage controls the low-pass filter device of the step-down actuator stage.
대표청구항▼
What is claimed is: 1. A circuit arrangement for aircraft engine controllers for providing or generating a bipolar direct current output signal as a function of at least one pulse-width modulated input signal, comprising: a first driver stage and a second driver stage, the first and the second driv
What is claimed is: 1. A circuit arrangement for aircraft engine controllers for providing or generating a bipolar direct current output signal as a function of at least one pulse-width modulated input signal, comprising: a first driver stage and a second driver stage, the first and the second driver stages being activatable by a pulse-width modulated input signal, and at least one of the first and second driver stages being connected to a step-down converter stage so that, when the first driver stage is activated, a first switching element of the step-down converter stage activates a low-pass device of the step-down converter stage, and, when the second driver stage is activated, a second switching element of the step-down converter stage activates the low-pass device of the step-down converter stage. 2. The circuit arrangement as recited in claim 1, where each of the first and second driver stages is connected to the buck converter stage. 3. The circuit arrangement as recited in claim 1, wherein each of the first and second switching elements of the step-down converter stage includes at least one transistor. 4. The circuit arrangement as recited in claim 3, wherein a diode cooperates with the transistors of the first and second switching elements of the step-down converter stage. 5. The circuit arrangement as recited in claim 2, where the low-pass device of the step-down converter stage includes an inductor operating in pulsating operation. 6. The circuit arrangement as recited in claim 2, wherein, when a positive output direct current signal is to be provided by the circuit arrangement, the first driver stage is activated by the pulse-width modulated input signal, while a permanent high-level signal acts upon the second driver stage, and that the first switching element of the step-down converter stage subsequently activates the low-pass device of the step-down converter stage. 7. The circuit arrangement as recited in claim 2, wherein, when a negative direct current output signal is to be provided by the circuit arrangement, the second driver stage is activated by the pulse-width modulated input signal, while a permanent low-level signal acts upon the first driver stage, and that the second switching element of the step-down converter stage subsequently activates the low-pass device of the step-down converter stage. 8. The circuit arrangement as recited in claim 2, wherein the first switching element includes a PNP transistor and the second switching element includes an NPN transistor, a base of the PNP transistor of the first switching element is connected to the first driver stage and another base of the NPN transistor of the second switching element is connected to the second driver stage, a collector of the PNP transistor of the first switching element is connected to another collector of the NPN transistor of the second switching device, and an emitter of the PNP transistor of the first switching element being connected to a positive supply voltage terminal and another emitter of the NPN transistor of the second switching element being connected to a negative supply voltage terminal. 9. The circuit arrangement as recited in claim 8, wherein a diode cooperates with the PNP transistor of the first switching element and is connected to the NPN transistor of the second switching element so that the cathode of one diode is connected to the other collector and the anode of the diode is connected to the other emitter of the NPN transistor. 10. The circuit arrangement as recited in claim 8, wherein a diode cooperates with the NPN transistor of the second switching element and is connected to the PNP transistor of the first switching element so that the cathode of the diode is connected to the emitter and the anode of the diode is connected to the collector. 11. The circuit arrangement as recited in claim 8, wherein a diode having a cathode cooperates with the PNP transistor of the first switching element and is connected to the collector of the PNP transistor and that the anode of the diode cooperates with the NPN transistor of the second switching element and is connected to the other collector. 12. The circuit arrangement as recited in claim 8, wherein each of the first and second driver stages includes a transistor and resistors and capacitors connected to the transistor.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (4)
O'Meara Thomas P. ; Stancu Constantin C., Combined power inverter and auxilliary power supply using null vector modulation.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.