Computing machine with redundancy and related systems and methods
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/76
G06F-011/00
G06F-011/16
G06F-009/00
출원번호
UP-0243507
(2005-10-03)
등록번호
US-7676649
(2010-04-21)
발명자
/ 주소
Rapp, John
Mathur, Chandan
Hellenbach, Scott
Jones, Mark
Capizzi, Joseph A.
출원인 / 주소
Lockheed Martin Corporation
대리인 / 주소
Jablonski, Kevin D.
인용정보
피인용 횟수 :
6인용 특허 :
82
초록▼
According to an embodiment of the invention, a computing machine comprises a pipeline accelerator, a host processor coupled to the pipeline accelerator, and a redundant processor, a redundant pipeline unit, or both, coupled to the host processor and to the pipeline accelerator. The computing machine
According to an embodiment of the invention, a computing machine comprises a pipeline accelerator, a host processor coupled to the pipeline accelerator, and a redundant processor, a redundant pipeline unit, or both, coupled to the host processor and to the pipeline accelerator. The computing machine may also include a system-restore server and a system-restore bus that allow the machine to periodically save the machine states in case of a failure. Such a computing machine has a fault-tolerant scheme that is often more flexible than conventional schemes. For example, if the pipeline accelerator has more extra “space” than the host processor, then one can add to the computing machine one or more redundant pipeline units that can provide redundancy to both the pipeline and the host processor. Therefore, the computing machine can include redundancy for the host processor even though it has no redundant processing units.
대표청구항▼
What is claimed is: 1. A computing machine, comprising: a pipeline bus operable to carry data; a system-restore bus that is separate from the pipeline bus; a pipeline accelerator operable to drive pipeline data onto the pipeline bus and to periodically drive onto the system-restore bus accelerator
What is claimed is: 1. A computing machine, comprising: a pipeline bus operable to carry data; a system-restore bus that is separate from the pipeline bus; a pipeline accelerator operable to drive pipeline data onto the pipeline bus and to periodically drive onto the system-restore bus accelerator information representative of an operational data state of the pipeline accelerator; a host processor separate from the pipeline accelerator operable to drive host data onto the pipeline bus and to periodically drive onto the system-restore bus processor information representative of an operational data state of the host processor; and a redundant processor separate from the pipeline accelerator and separate from the host processor operable to receive one of the pipeline data and the host data from the pipeline bus and to receive one of the pipeline information and the processor information from the system-restore bus in response to a failure of a respective one of the host processor and the pipeline accelerator. 2. The computing machine of claim 1, further comprising: wherein the pipeline accelerator comprises a pipeline unit; and a redundant pipeline unit having a redundant programmable integrated circuit and coupled to the pipeline bus. 3. An electronic system, comprising: a computing machine, comprising, a pipeline bus, a system-restore bus that is separate from the pipeline bus, a pipeline accelerator coupled to the pipeline and system-restore busses, a host processor separate from the pipeline accelerator coupled to the pipeline and system-restore busses, and a redundant processor separate from the pipeline accelerator and separate from the host processor coupled to the pipeline and system-restore busses; and a system restorer coupled to the computing machine via the system-restore bus. 4. A computing machine, comprising: i. a pipeline accelerator including a pipeline unit having a programmable-logic integrated circuit; ii. a system-restore bus coupled to the pipeline accelerator and coupled to a system restorer, the system-restore bus separate from the pipeline unit; iii. an instruction-executing host processor coupled to the pipeline accelerator; and iv. a redundant pipeline unit separate from the pipeline accelerator and separate from the host processor coupled to the pipeline accelerator, to the system-restore bus and to the host processor and including a redundant programmable-logic integrated circuit. 5. A system, comprising: a computing machine, comprising, a pipeline bus, a system-restore bus that is separate from the pipeline bus, a pipeline accelerator having a pipeline unit and coupled to the pipeline and system-restore busses, a host processor separate from the pipeline accelerator coupled to the pipeline and system-restore busses, and a redundant pipeline unit separate from the pipeline accelerator and separate from the host processor coupled to the pipeline and system-restore busses and to the host processor and including a redundant programmable integrated circuit; and a system restorer coupled to the computing machine via the system-restore bus. 6. A computing machine, comprising: a pipeline bus; a system-restore bus that is separate from the pipeline bus; a pipeline accelerator coupled to the pipeline and system-restore busses; a host processor separate from the pipeline accelerator coupled to the pipeline and system-restore busses; and a recovery device separate from the pipeline accelerator and separate from the host processor coupled to the system-restore bus and periodically operable to: save first data representing a data state of the pipeline accelerator during a respective predetermined period, and save second data representing a data state of the host processor during the respective predetermined period. 7. The computing machine of claim 6 wherein after a failure of the pipeline accelerator, the recovery device is further operable to restore to the pipeline accelerator the most recent first data. 8. The computing machine of claim 6 wherein after a failure of the pipeline accelerator, the recovery device is further operable to restore to the host processor the most recent second data. 9. The computing machine of claim 6 wherein after a failure of the host processor, the recovery device is further operable to restore to the pipeline accelerator the most recent first data. 10. The computing machine of claim 6 wherein after a failure of the host processor, the recovery device is further operable to restore to the host processor the most recent second data. 11. The computing machine of claim 6 wherein: the pipeline bus is operable to carry data; and the recovery device is coupled to the pipeline accelerator and to the host processor via the pipeline bus. 12. A system, comprising: a computing machine, comprising, a pipeline bus; a system-restore bus that is separate from the pipeline bus; a pipeline accelerator coupled to the pipeline and system-restore busses, a host processor separate from the pipeline accelerator coupled to the pipeline and system-restore busses, and a recovery device separate from the pipeline accelerator and separate from the host processor coupled to the system-restore bus and operable to, periodically save first data representing a data state of the pipeline accelerator during a respective predetermined period, and periodically save second data representing a data state of the host processor during the respective predetermined period. 13. A method, comprising: processing data with a programmable logic integrated circuit of a pipeline accelerator and with a host processor separate from the pipeline accelerator and coupled to the pipeline accelerator; periodically retrieving an operational data state of the host processor via a system-restore bus that is separate from a data bus; providing the operational data state of the host processor to a redundant processor via the system-restore bus if the host processor fails, the redundant processor separate from the pipeline accelerator and separate from the host processor coupled to the pipeline accelerator; and processing the data with the pipeline accelerator and theredundant processor if the host processor fails. 14. A method, comprising: processing data with a programmable logic integrated circuit of a pipeline accelerator and with a host processor separate from the pipeline accelerator and coupled to the pipeline accelerator; periodically retrieving an operational data state of the programmable logic integrated circuit via a system-restore bus that is separate from a data bus; providing the operational data state of the programmable logic integrated circuit to a redundant programmable logic integrated circuit separate from the pipeline accelerator and separate from the host processor via the system-restore bus if the programmable logic integrated circuit fails, the redundant programmable logic integrated circuit coupled to the pipeline accelerator and to the processor; and processing the data with the redundant programmable logic integrated circuit if the programmable logic integrated circuit fails. 15. A method, comprising: periodically saving via a system-restore bus first data representing a data state of a pipeline accelerator during a respective predetermined period, the system-restore bus separate from a data bus over which the host processor and pipeline accelerator transfer processed data; and periodically saving via the system-restore bus second data representing a data state of a host processor during the respective predetermined period, the host processor being coupled to and separate from the pipeline accelerator. 16. The method of claim 15, further comprising restoring to the pipeline accelerator after a failure of the pipeline accelerator the most recent first data via the system-restore bus. 17. The method of claim 15, further comprising restoring to the host processor after a failure of the pipeline accelerator the most recent second data via the system-restore bus. 18. The method of claim 15, further comprising restoring to the pipeline accelerator after a failure of the host processor the most recent first data via the system-restore bus. 19. The method of claim 15, further comprising restoring to the host processor after a failure of the host processor the most recent second data via the system-restore bus.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (82)
Daly Scott J. (W. Henrietta NY) Chen Cheng-Tie (Rochester NY) Rabbani Majid (Rochester NY), Adaptive block transform image coding method and apparatus.
Mathur,Chandan; Hellenbach,Scott; Rapp,John W.; Jackson,Larry; Jones,Mark; Cherasaro,Troy, Configuring a portion of a pipeline accelerator to generate pipeline date without a program instruction.
Frey Bradly G. (Boca Raton FL) Pedersen Raymond J. (Garrison NY), Coordination of out-of-sequence fetching between multiple processors using re-execution of instructions.
Dretzka Ellen E. (Naperville IL) Quan Zoe S. (Chicago IL) Schreiner Philip A. (Naperville IL), Data communication method and apparatus using multiple physical data links.
Koval Michael J. (Boca Raton FL) Lawton William W. (Boca Raton FL) Tyler John G. (Boynton Beach FL) Winters Scott L. (Plantation FL), Data stream protocol for multimedia data streaming data processing system.
Ullner Michael, Dynamic configurable system of parallel modules comprising chain of chips comprising parallel pipeline chain of processors with master controller feeding command and data.
Hartmann Alfred C., Dynamically reconfigurable logic networks interconnected by fall-through FIFOs for flexible pipeline processing in a system-on-a-chip.
Jewett Douglas E. (Austin TX) Webster Phil (Austin TX) Aldridge Dave (Lago Vista TX) Norwood Peter C. (Austin TX) Mehta Nikhil A. (Austin TX), Fault-tolerant computer system with auto-restart after power-fall.
Britton Barry K. ; Cunningham Alan ; Leung Wai-Bor ; Stuby ; Jr. Richard G. ; Thompson James A., Field programmable gate array having a dedicated processor interface.
Bishop Thomas P. (Aurora IL) Davis Mark H. (Warrenville IL) Horn David N. (Rumson NJ) Surratt Grover T. (West Chicago IL) Welsch Lawrence A. (Naperville IL), Inter-processor communication protocol.
Michael D. Rostoker ; Carlos Dangelo ; Daniel R. Watkins, METHOD AND SYSTEM FOR CREATING, DERIVING AND VALIDATING STRUCTURAL DESCRIPTION OF ELECTRONIC SYSTEM FROM HIGHER LEVEL, BEHAVIOR-ORIENTED DESCRIPTION, INCLUDING INTERACTIVE SCHEMATIC DESIGN AND SIMULA.
Keller,Eric R.; Brebner,Gordon J.; James Roxby,Philip B.; Kulkarni,Chidamber R., Method and apparatus for a programmable interface of a soft platform on a programmable logic device.
Mishler Conan (Sunnyvale CA), Method and direct memory access controller for asynchronously reading/writing data from/to a memory with improved throug.
Piskiel Harold Aron ; Mui Gerald Sui ; Pelizzoli Paolo Hendrik Natale, Method and structure for balanced queue communication between nodes in a distributed computing application.
Dangelo Carlos ; Deeley Richard ; Nagasamy Vijay ; Vafai Manoucher, Method and system for creating and validating low level description of electronic design.
Dangelo Carlos ; Watkins Daniel ; Mintz Doron, Method and system for creating and validating low level description of electronic design from higher level, behavior-or.
Rostoker Michael D. ; Dangelo Carlos ; Bair Owen S., Method and system for creating and verifying structural logic model of electronic design from behavioral description, i.
Rostoker Michael D. (Boulder Creek CA) Dangelo Carlos (Los Gatos CA) Watkins Daniel R. (Los Altos CA), Method and system for creating, deriving and validating structural description of electronic system from higher level, b.
Morikawa Toru,JPX ; Higaki Nobuo,JPX ; Miyaji Shinya,JPX, Microprocessor system which efficiently shares register data between a main processor and a coprocessor.
Freitag ; Jr. William W., Network interface unit including a microcontroller having multiple configurable logic blocks, with a test/program bus for performing a plurality of selected functions.
Pechanek Gerald G. (Cary NC) Glossner Clair John (Durham NC) Larsen Larry D. (Raleigh NC) Vassiliadis Stamatis (Zoetermeer NLX), Parallel processing system and method using surrogate instructions.
Schulz,Kenneth R.; Rapp,John W.; Jackson,Larry; Jones,Mark; Cherasaro,Troy, Pipeline accelerator including pipeline circuits in communication via a bus, and related system and method.
Hung, Ching-Yu; Estevez, Leonardo W.; Rabadi, Wissam A., Reconfigurable SIMD coprocessor architecture for sum of absolute differences and symmetric filtering (scalable MAC engine for image processing).
Grondalski Robert S. (Maynard MA), SIMD array processing system with routing networks having plurality of switching stages to transfer messages among proce.
Rao G. R. Mohan, Single chip controller-memory device including feature-selectable bank I/O and architecture and methods suitable for implementing the same.
Bersch,Danny Austin; Macbeth,Ian Craig; Anderson,Howard C.; Nottingham,Brian Eugene; Giles,Troy Franklin; Streit,Timothy James, System and method for configuring analog elements in a configurable hardware device.
Rostoker Michael D. (San Jose CA) Watkins Daniel R. (Los Altos CA), System and method for creating and validating structural description of electronic system.
Rostoker Michael D. ; Watkins Daniel R., System and method for creating and validating structural description of electronic system from higher-level and behavior.
Dally William J. ; Rixner Scott Whitney ; Grossman Jeffrey P. ; Buehler Christopher James, System and method for performing compound vector operations.
Zumkehr John F. ; Abouelnaga Amir A., Systems and methods for transient error recovery in reduced instruction set computer processors via instruction retry.
Zumkehr, John F.; Abouelnaga, Amir A., Systems and methods for use in reduced instruction set computer processors for retrying execution of instructions resulting in errors.
Carmichael,Carl H.; Brinkley, Jr.,Phil Edward, Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.