[특허]Technique for expanding an input signal

Technique for expanding an input signal 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03L-007/099 H03B-005/08
출원번호	UP-0278376 (2006-03-31)
등록번호	US-7679455 (2010-04-21)
발명자 / 주소	Huang, Yunteng Baird, Rex T. Perrott, Michael H.
출원인 / 주소	Silicon Laboratories Inc.
대리인 / 주소	Zagorin O'Brien Graham LLP
인용정보	피인용 횟수 : 0 인용 특허 : 42

초록 ▼

A technique for expanding an input signal includes receiving the input signal at a first node of a voltage expander and generating a plurality of expanded signals on different outputs of the voltage expander responsive to the input signal. In certain embodiments, each of the expanded signals has a d

대표청구항 ▼

What is claimed is: 1. A circuit comprising: a first node responsive to an input signal; and a plurality of circuit branches, each comprising a respective resistor element coupled to the first node and arranged to develop a respective signal having a respective fixed offset relative to the first node, which fixed offset is determined by a respective controlled magnitude current flowing through the respective resistor element; wherein each respective signal is conveyed to a respective one of a plurality of outputs, wherein certain ones of said plurality of circuit branches cause a current to flow into the first node, and remaining ones of said plurality of circuit branches cause a current to flow from the first node. 2. The circuit of claim 1 wherein an aggregate current flowing into the first node through said certain ones of the circuit branches is substantially identical to an aggregate current flowing from the first node through said remaining ones of the circuit branches. 3. The circuit of claim 1 wherein said certain ones of the circuit branches and said remaining ones of the circuit branches are equal in number. 4. The circuit of claim 1 wherein the output signals are voltages nominally centered about the input signal voltage. 5. The circuit of claim 1 wherein a signal on the first node is conveyed to another one of the plurality of outputs. 6. The circuit of claim 5 wherein the output signals are substantially evenly-spaced voltages. 7. The circuit of claim 1 wherein each of the plurality of circuit branches further comprises a respective current mirror circuit coupled to a source of voltage and further coupled to the respective resistor element. 8. The circuit of claim 7 further comprising: an input node for receiving the input signal; and a buffer circuit having an input coupled to the input node and having an output coupled to the first node. 9. A circuit comprising: a first node responsive to an input signal; and means for generating a plurality of expanded signals on a corresponding plurality of outputs, each of the expanded signals having a respective magnitude at a respective fixed offset from that of the first node, wherein the magnitude of each of the expanded signals is related to the input signal when such expanded signal is within a certain range. 10. The circuit of claim 9 wherein each respective fixed offset is determined by a respective controlled magnitude current flowing through a respective resistor element. 11. The circuit of claim 9 wherein the expanded signals are output voltages and the input signal is an input voltage, and wherein the output voltages are nominally centered about the input voltage. 12. The circuit of claim 9 wherein the expanded signals are substantially evenly-spaced output voltages. 13. The circuit of claim 9 wherein a signal on the first node is conveyed as another output signal. 14. The circuit of claim 13 wherein the output signals are substantially evenly-spaced output voltages. 15. The circuit of claim 9 wherein the circuit is encoded on one or more computer readable medium. 16. The circuit of claim 9 further comprising: a tunable LC tank circuit including a variable capacitance circuit having a plurality of inputs, wherein a different one of the expanded signals is provided to each of the respective inputs of the variable capacitance circuit. 17. A method for expanding an input signal, said method comprising: providing a first node responsive to an input signal; and developing a plurality of signals, each respective signal having a respective fixed offset relative to the first node, which fixed offset is determined by flowing a respective controlled magnitude current through a respective resistor element; conveying each respective signal to a respective one of a plurality of outputs, wherein the output signals are output voltages and the input signal is an input voltage, and wherein the output voltages are nominally centered about the input voltage. 18. The method of claim 17 wherein the output signals are substantially evenly-spaced voltages. 19. The method of claim 17 further comprising: conveying a signal on the first node to another one of the plurality of outputs; and developing output signals having a magnitude both greater than and less than the magnitude of the first node.

이 특허에 인용된 특허 (42)

Perrott, Michael H., Apparatus and method for decimating a digital input signal.
상세보기
Estrada Julio R. (South Portland ME) Mentzer Ray A. (Portland ME), Automatic selection of an operating frequency in a low-gain broadband phase lock loop system.
상세보기
Sha, I-Teh; Chen, Kuang-Yu; Chen, Albert, Circuit and method for controlling a spread spectrum transition.
상세보기
Gao, Yang, Codebook structure for changeable pulse multimode speech coding.
상세보기
Nyenhuis Detlev,DEX, Combining oscillator with a phase-indexed control circuit for a radio receiver.
상세보기
Filiol, Norman M.; Riley, Thomas A. D.; Cloutier, Mark Miles; Cojocaru, Christian; Balteanu, Florinel G., Delta-sigma based dual-port modulation scheme and calibration techniques for similar modulation schemes.
상세보기
Wellard David R. (Limerick TX IEX) Kerth Donald A. (Austin TX) Del Signore Bruce P. (Austin TX) Swanson Eric J. (Buda TX), Delta-sigma modulator with oscillation detect and reset circuit.
상세보기
Perrott Michael H. ; Sodini Charles G. ; Chandrakasan Anantha P., Digital compensation for wideband modulation of a phase locked loop frequency synthesizer.
상세보기
Huang, Yunteng; Garlepp, Bruno W., Digital expander apparatus and method for generating multiple analog control signals particularly useful for controlling a sub-varactor array of a voltage controlled oscillator.
상세보기
Lee Jae-kon,KRX, Digital phase correcting apparatus.
상세보기
Perrott, Michael H., Digital phase detector circuit and method therefor.
상세보기
Huang, Yunteng, Digital-to-analog converter circuit incorporating hybrid sigma-delta modulator circuit.
상세보기
Seung-hoon Lee KR, Digital-to-analog converter with fast switching and precise voltage conversion.
상세보기
Fushiki Tatsuo (Hamamatsu) Narusawa Sadayuki (Hamamatsu JPX), Digital-to-analog converter with noise-free sigma-delta modulation.
상세보기
Shi-Tron Lin TW; Yung-Peng Hwang TW, Driving circuit.
상세보기
Bellaouar, Abdellatif; Sharaf, Khaled, Fast lock/self-tuning VCO based PLL.
상세보기
Baird,Rex T.; Huang,Yunteng; Perrott,Michael H., Feedback system incorporating slow digital switching for glitch-free state changes.
상세보기
Takeda, Minoru; Toyama, Akira, Fractional-N frequency synthesizer and method of operating the same.
상세보기
Kingsbury Nicholas G. (Portsmouth GB2), Frequency synthesizer with fractional division ratio and jitter compensation.
상세보기
Hogan, Roderick B., Grayscale reference generator.
상세보기
Prasad, Ammisetti V.; Kejariwal, Murari; Thomsen, Axel, High order multi-path operational amplifier with output saturation recovery.
상세보기
Baird, Rex T., Impedance tuning circuit.
상세보기
Nicolai, Jean, Integrated circuit with microprocessor and programmable internal clock.
상세보기
Bertoluzzi Renitia J. (Saratoga CA) Jackson Robert T. (Boynton Beach FL) Weitzel Stephen D. (Boca Raton FL), Integrated dynamic power dissipation control system for very large scale integrated (VLSI) chips.
상세보기
Sang Jin Lee KR; Ui Sik Kwak KR; Jong Jin Kim KR, Intermediate frequency local generating circuit.
상세보기
Welland David R. ; Scott Jeffrey W., Method and apparatus for providing analog and digitally controlled capacitances for synthesizing high-frequency signals for wireless communications.
상세보기
Welland David R., Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications.
상세보기
Tam Simon M. ; Rusu Stefan, Method and apparatus to reduce clock jitter of an on-chip clock signal.
상세보기
Torode John (Hunts Point WA), Methods and apparatus for a programmable frequency generator that requires no dedicated programming pins.
상세보기
Carson Dave,CAX ; Dunne Alan,CAX ; Vea Matthew ; Guest Scott ; Wyatt Robert,CAX, Phase locked loop and multi-stage phase comparator.
상세보기
Shigemori Mikio ; Karasawa Hideo,JPX ; Kano Toshihiko,JPX ; Ichinose Kazushige,JPX, Phase locked loop clock source provided with a plurality of frequency adjustments.
상세보기
McCaslin, Shawn R., Phase locked loop having low-frequency jitter compensation.
상세보기
Kertis, Robert Andrew; Windler, Peter John, Phase shift control for voltage controlled oscillator.
상세보기
Li Hung-Sung, Precise, low-jitter fractional divider using counter of rotating clock phases.
상세보기
Mazzetti Michael J., Programmable circuitry for the generation of precision low noise clock and bias signals.
상세보기
Mann Eric N. ; Torode John Q., Programmable clock generator.
상세보기
Ashe, James J., Rail-to-rail DAC drive circuit.
상세보기
Welland David R. ; Wang Caiyi ; Kerth Donald A., Single integrated circuit phase locked loop for synthesizing high-frequency signals for wireless communications and method for operating same.
상세보기
Ralph Duncan ; Tom W. Kwan, System and method for narrow band PLL tuning.
상세보기
Fiedler Alan ; Mactaggart Iain Ross, VCO supply voltage regulator.
상세보기
Gomez, Ramon Alejandro; Burns, Lawrence M.; Kral, Alexandre, Varactor folding technique for phase noise reduction in electronic oscillators.
상세보기
Fei, Xiaofan; Gaboriau, Johann G.; Melanson, John Laurence, Variable order modulator.
상세보기

내보내기 메뉴

내보내기 구분

파일저장
인쇄
메일전송

구성항목

기본정보
상세정보

관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC

저장형식

Text(ASCII format)
Excel format
PIAS분석(.xls)

메일정보

받는사람 (필수): @
보내는사람 (선택): @
제목
내용: KISTI 검색결과 이메일 서비스

안내

총 건의 자료가 검색되었습니다.

다운받으실 자료의 인덱스를 입력하세요. (1-10,000)

검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다.

데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요)

다운로드 파일은 UTF-8 형태로 저장됩니다.
파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오.

Text(ASCII format)
Excel format

AI-Helper ※ AI-Helper는 을 사용합니다.

AI-Helper

안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

연합인증

Technique for expanding an input signal 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허에 인용된 특허 (42)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Technique for expanding an input signal 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허에 인용된 특허 (42)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트