$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus for shielding integrated circuit devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/552
출원번호 UP-0559140 (2006-11-13)
등록번호 US-7696610 (2010-05-20)
발명자 / 주소
  • Patterson, Janet
출원인 / 주소
  • Maxwell Technologies, Inc.
대리인 / 주소
    Polson, Margaret
인용정보 피인용 횟수 : 1  인용 특허 : 75

초록

A high reliability radiation shielding integrated circuit apparatus comprising a plurality of package layers; a radiation shielding lid or base coupled to the plurality of package layers; wherein the circuit die are shielded from receiving an amount of radiation greater than the total dose of tolera

대표청구항

What is claimed is: 1. A space radiation shielded integrated circuit apparatus, wherein the space radiation shielded integrated circuit apparatus comprises a plurality of circuit components, and is adapted for use in space, comprising: (a.) a first package layer, comprising: i. a first circuit, pac

이 특허에 인용된 특허 (75)

  1. Schubert Rolf (Absteinach DEX) Krner Christian (Weinheim-Rippenweiher DEX), Absorber for electromagnetic and acoustic waves.
  2. Horne John G. (Lafayette CA) Dornfeld David A. (Berkeley CA) McMillen Keith A. (Berkeley CA), Acoustic emission transducer and mounting adapter for monitoring metalcutting tools.
  3. Bloch Jeffrey J. (Los Alamos NM) Roussel-Dupre\ Diane (Los Alamos NM) Smith Barham W. (Los Alamos NM), Background-reducing X-ray multilayer mirror.
  4. Bulucea Constantin (Milpitas CA) Dermirlioglu Esin (Cupertino CA) Aronowitz Sheldon (San Jose CA), CMOS latchup suppression by localized minority carrier lifetime reduction.
  5. Bulucea Constantin (Milpitas CA) Dermirlioglu Esin (Cupertino CA) Aronowitz Sheldon (San Jose CA), CMOS latchup suppression by localized minority carrier lifetime reduction.
  6. Uno Koichi (Nagoya JPX) Murakami Shinichi (Nagoya JPX), Casing having a layer for protecting a semiconductor memory to be sealed therein against alpha particles and a method of.
  7. Ostop John A. ; Chen Li-Shu, Die attached process for SiC.
  8. Buonanno Samuel S. (Fairport NY), EMI shielding seal with partial conductive sheath.
  9. Sato Mitsuharu,JPX ; Yoshida Shigeyoshi,JPX ; Sato Tadakuni,JPX ; Inabe Toshihisa,JPX ; Togawa Hitoshi,JPX, Electronic device having the electromagnetic interference suppressing body.
  10. Michael Featherby ; Jennifer L. DeHaven, Electronic device packaging.
  11. Pasch Nicholas F. (Pacifica CA), Fabrication of substrates for multi-chip modules.
  12. Gow ; 3rd John (Milton VT) Noth Richard W. (Fairfax VT), High performance versatile thermally enhanced IC chip mounting.
  13. Li Mei (Mission Viejo CA) Chang Chen-Chi P. (Newport Beach CA) Chin Maw-Rong (Huntington Beach CA), High speed silicon-on-insulator device.
  14. Oshiba Katsuyuki (Kanagawa JPX), High-frequency circuit package.
  15. Marcantonio Gabriel (Nepean CAX) Nguyen Khanh (Nepean CAX), Integrated circuit package and assembly thereof for thermal and EMI management.
  16. Steven L. Pollock ; Robert L. Olivier, Integrated circuit package with EMI shield.
  17. Long Jon M. (Livermore CA), Integrated circuit package with device and wire coat assembly.
  18. Livshits Boris I. (Nepean CAX) Harpell Kevin E. (Ottawa CAX), Integrated circuit packaging.
  19. Chang Chen-Chi P. (2515 Alta Vista Dr. Newport Beach CA 92660) Li Mei (26572 Loma Verde Mission Viejo CA 92691), Manufacturing high speed low leakage radiation hardened CMOS/SOI devices.
  20. Inagaki Akihiro (Minamiashigara JPX) Yamamura Isao (Minamiashigara JPX), Method for encapsulating a semiconductor utilizing an epoxy resin and an onium salt compound.
  21. Akram Salman (Boise ID) Farnworth Warren (Nampa ID) Wood Alan (Boise ID), Method for forming a multi chip module (MCM).
  22. Featherby Michael ; Strobel David J. ; Layton Phillip J. ; Li Edward, Method for making a shielding composition.
  23. Highum Edward Allan ; Mueller Alfred Wilhelm ; Nash Thomas William ; Stadler Ewald Emil Gottlob,DEX ; Thorvilson Scott Marvin, Method for manufacturing electro-magnetic shield having multiple polymeric layers of differing fill compositions.
  24. Durand David (Portsmouth RI), Method for producing a shielded plastic enclosure to house electronic equipment.
  25. Havens Ross Downey ; Japp Robert Maynard ; Knight Jeffrey Alan ; Poliks Mark David ; Quinn ; deceased Anne M., Method for providing a protective coating and electronic package utilizing same.
  26. Patterson,Janet, Method for shielding integrated circuit devices.
  27. Knecht Thomas A. (Algonquin IL), Method of encapsulating a crystal oscillator.
  28. Mori Ryuichiro (Itami JPX), Method of making resin molded semiconductor device.
  29. Kato Tsuguo (Fujisawa JPX) Thai Cao M. (Yokohama JPX), Method of manufacturing a molding using a filler or an additive concentrated on an arbitrary portion or distributed at a.
  30. Yamazaki Shunpei (Tokyo JPX) Ishida Noriya (Atsugi JPX) Sakama Mitsunori (Hiratsuka JPX) Sasaki Mari (Atsugi JPX), Method of packaging an electronic device using a common holder to carry the device in both a CVD and molding step.
  31. Sono Michio (Kawasaki JPX) Kasai Junichi (Kawasaki JPX), Method of producing semiconductor device having radiation part made of resin containing insulator powders.
  32. Kang Wonjae L. (Sunnyvale CA), Method of using latchup current to blow a fuse in an integrated circuit.
  33. Michael Featherby ; David J. Strobel ; Phillip J. Layton ; Edward Li, Methods and compositions for ionizing radiation shielding.
  34. Brandewie Jerry V. (Mission Viejo CA), Methods for improving radiation tolerance of silicon gate CMOS/silicon on sapphire devices.
  35. Eichelberger Charles W. (Schenectady NY), Methods for testing and burn-in of integrated circuit chips.
  36. Kenneth A. Peterson ; Robert D. Watson, Microelectronic device package with an integral window.
  37. Beilstein ; Jr. Kenneth E. (Essex Center VT) Bertin Claude L. (South Burlington VT) Kalter Howard L. (Colchester VT) Kelley ; Jr. Gordon A. (Essex Junction VT) Miller Christopher P. (Underhill VT) Po, Multichip integrated circuit packages and systems.
  38. Herman Kwong CA, Multilayer circuit board.
  39. Camilletti Robert Charles ; Haluska Loren Andrew ; Michael Keith Winton, Multilayer coating for microelectronic devices.
  40. Schneider Thomas W. ; Frye Gregory C. ; Martin Stephen J., Precision cleaning apparatus and method.
  41. Weiler Peter M. (Palo Alto CA) Burke Thomas S. (San Francisco CA), Process for coated bonding wires in high lead count packages.
  42. Zechman John Harold, Process of making an integrated circuit chip composite.
  43. Jensen Ronald J. ; Spielberger Richard K. ; Nguyen Toan Dinh ; Jacobsen William F., Radiation enhanced chip encapsulant.
  44. Bahraman Ali (Palos Verdes Estates CA), Radiation hardened CMOS on SOI or SOS devices.
  45. Owens Alexander H. (Santa Clara CA) Lyu Mike (Saratoga CA) Toutounchi Shahin (Pleasanton CA) Yee Abraham (Santa Clara CA), Radiation hardened CMOS structure using an implanted P guard structure and method for the manufacture thereof.
  46. Czajkowski David ; Marshall James C., Radiation induced single event latchup protection and recovery of integrated circuits.
  47. Dlugokecki Joseph J. (13666 Quiet Hills Dr. Poway CA 92064) Florian Joseph R. (11207 Zapata Ave. San Diego CA 92126), Radiation shielding for integrated circuit devices using reconstructed plastic packages.
  48. Cummings Brent C. (Lyons CO), Radiation shielding for spacecraft components.
  49. Strobel David J. (Poway CA) Czajkowski David R. (La Jolla CA), Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  50. Strobel, David J.; Czajkowski, David R., Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages.
  51. Strobel David J. ; Czajkowski David R., Radiation shielding of plastic integrated circuits.
  52. Strobel David J. ; Czajkowski David R., Radiation shielding of plastic integrated circuits.
  53. Czajkowski David ; Eggleston Neil ; Patterson Janet, Radiation shielding of three dimensional multi-chip modules.
  54. Czjakowski David R. ; Eggleston Neil ; Patterson Janet S., Radiation shielding of three dimensional multi-chip modules.
  55. Benedetto Joseph M., Raised pedestal radiation shield for sensitive electronics.
  56. Werner Wolfgang,DEX ; Bruchhaus Rainer,DEX ; Wersing Wolfram,DEX, Semiconductor detector for infrared radiation and method for manufacturing same.
  57. Yamashita Chikara,JPX, Semiconductor device having a perforated base film sheet.
  58. Nakanishi Tsutomu,JPX ; Okamoto Akira,JPX, Semiconductor device having magnetic shield layer circumscribing the device.
  59. Ishio Toshiya,JPX ; Nakanishi Hiroyuki,JPX ; Mori Katsunobu,JPX ; Tarui Katsuyuki,JPX, Semiconductor device sealed with a sealing resin and including structure to balance sealing resin flow.
  60. Dunaway Thomas J. (New Hope MN) Spielberger Richard K. (Maple Grove MN), Semiconductor package with weldable ceramic lid.
  61. Durand David (Providence RI), Shielded plastic enclosure to house electronic equipment.
  62. Inoue Akira (Itami JPX), Shielded semiconductor device.
  63. Osorio Rolando J. (Manchaca TX), Shielded stripline configuration semiconductor device and method for making the same.
  64. Abbott Donald C. (Norton MA), Stabilizer/spacer for semiconductor device lead frames.
  65. Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
  66. Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA), Stacked multi-chip modules and method of manufacturing.
  67. Takiar Hem P. (Fremont CA) Lin Peng-Cheng (Cupertino CA) Nguyen Luu T. (San Jose CA), Stacked multi-chip modules and method of manufacturing.
  68. Kimbrough Joseph Robert (Pleasanton CA) Colella Nicholas John (Livermore CA), System level latchup mitigation for single event and transient radiation effects on electronics.
  69. Lee Seon Goo,KRX, Thin, stackable semiconductor packages.
  70. Kornfeld Bruce E. (San Diego CA) Alexander Arthur R. (Valley Center CA), Three dimensional die packaging in multi-chip modules.
  71. Sharma Shanti S. (Marlton NJ), Three-dimensional multimodule HDI arrays with heat spreading.
  72. Runyan Michael D. (Torrance CA), Totally enclosed hermetic electronic module.
  73. Soldner Keith D. (Coral Springs FL) Juskey Frank J. (Coral Springs FL) Freyman Bruce J. (Plantation FL) Miles Barry M. (Plantation FL), Transfer molded semiconductor device package with integral shield.
  74. Bone Robert (Laguna Niguel CA) Vora Kirti (Irvine CA), Vertical IC chip stack with discrete chip carriers formed from dielectric tape.
  75. Nakamura Koji,JPX ; Komori Hideki,JPX ; Oda Mitsuyuki,JPX ; Kanda Kazunori,JPX, Wide bandwidth electromagnetic wave absorbing material.

이 특허를 인용한 특허 (1)

  1. Patterson, Janet, Apparatus for shielding integrated circuit devices.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로