The present invention has an object to provide an active-matrix liquid crystal display device that realizes the improvement in productivity as well as in yield. In the present invention, a laminate film comprising the conductive film comprising metallic material and the second amorphous semiconducto
The present invention has an object to provide an active-matrix liquid crystal display device that realizes the improvement in productivity as well as in yield. In the present invention, a laminate film comprising the conductive film comprising metallic material and the second amorphous semiconductor film containing an impurity element of one conductivity type and the amorphous semiconductor film is selectively etched with the same etching gas to form a side edge of the first amorphous semiconductor film 1001 into a taper shape. Thereby, a coverage problem of a pixel electrode 1003 can be solved and an inverse stagger type TFT can be completed with three photomask.
대표청구항▼
What is claimed is: 1. A semiconductor device comprising: a gate wiring formed over an insulating surface; an insulating film formed over the gate wiring; a first amorphous semiconductor film formed over the insulating film; a source region and a drain region each provided in a second amorphous sem
What is claimed is: 1. A semiconductor device comprising: a gate wiring formed over an insulating surface; an insulating film formed over the gate wiring; a first amorphous semiconductor film formed over the insulating film; a source region and a drain region each provided in a second amorphous semiconductor film containing an impurity element of one conductivity type, formed over the first amorphous semiconductor film; a source wiring provided on the source region and an electrode provided on the drain region; and a pixel electrode formed so as to partially overlap and be in contact with the electrode, wherein at least an outer end of the first amorphous semiconductor film has a tapered shape, wherein at least an outer end of the second amorphous semiconductor film has a tapered shape, wherein a taper angle of the second amorphous semiconductor film is different from that of the first amorphous semiconductor film, wherein an outer side edge of a top surface of the second amorphous semiconductor film is aligned with an outer side edge of a bottom surface of the source wiring, wherein the first amorphous semiconductor film has a depression between the source region and the drain region, and wherein a side surface of the depression is tapered. 2. The semiconductor device according to claim 1, wherein the taper angle of the first amorphous semiconductor film is in the range of 5° to 45°. 3. The semiconductor device according to claim 1, wherein a side face of each of the source region and the drain region is aligned with the source wiring and the electrode respectively. 4. The semiconductor device according to claim 1, wherein the taper angle of the second amorphous semiconductor film is larger than that of the first amorphous semiconductor film. 5. The semiconductor device according to claim 1, wherein the end of the second amorphous semiconductor film is substantially perpendicular to the insulating surface. 6. The semiconductor device according to claim 1, wherein a region of the first amorphous semiconductor film overlapping with the gate wiring and not overlapping with the source region or the drain region is thinner than another region of the first amorphous semiconductor film and is tapered to become thinner toward a center of the region. 7. The semiconductor device according to claim 1, wherein the first amorphous semiconductor film is one selected from the group consisting of a microcrystalline semiconductor film, and a compound semiconductor film with an amorphous structure. 8. The semiconductor device according to claim 1, wherein the depression is formed by an lop etching using a gas containing chlorine. 9. The semiconductor device according to claim 1, wherein the gate wiring contains a metal material selected from the group consisting of titanium, tantalum, tungsten, molybdenum, chromium, neodymium, aluminum, copper, silver, gold, and platinum. 10. The semiconductor device according to claim 1, wherein the source wiring and the electrode contains a metal material selected from the group consisting of aluminum, titanium, molybdenum, copper, tantalum, chromium, and nickel. 11. The semiconductor device according to claim 1, wherein the depression is formed by dry etching. 12. A semiconductor device comprising: a gate wiring comprising molybdenum formed over an insulating surface; an insulating film formed over the gate wiring; a first amorphous semiconductor film formed over the insulating film; a source region and a drain region each provided in a second amorphous semiconductor film containing an impurity element of one conductivity type, formed over the first amorphous semiconductor film; a source wiring provided on the source region and an electrode provided on the drain region; and a pixel electrode formed so as to partially overlap and be in contact with the electrode, wherein the overlapping portion of the pixel electrode is in direct contact with the electrode, wherein at least an end of the first amorphous semiconductor film has a tapered shape, wherein at least an end of the second amorphous semiconductor film has a tapered shape, wherein a taper angle of the second amorphous semiconductor film is different from that of the first amorphous semiconductor film, wherein the first amorphous semiconductor film comprises at least two separate channel formation regions, wherein the first amorphous semiconductor film has a depression between the source region and the drain region, and wherein a side surface of the depression is tapered. 13. The semiconductor device according to claim 12, wherein the taper angle of the first amorphous semiconductor film is in the range of 5° to 45°. 14. The semiconductor device according to claim 12, wherein a side face of each of the source region and the drain region is aligned with the source wiring and the electrode respectively. 15. The semiconductor device according to claim 12, wherein the taper angle of the second amorphous semiconductor film is larger than that of the first amorphous semiconductor film. 16. The semiconductor device according to claim 12, wherein the end of the second amorphous semiconductor film is substantially perpendicular to the insulating surface. 17. The semiconductor device according to claim 12, wherein a region of the first amorphous semiconductor film overlapping with the gate wiring and not overlapping with the source region or the drain region is thinner than another region of the first amorphous semiconductor film and is tapered to become thinner toward a center of the region. 18. The semiconductor device according to claim 12, wherein the first amorphous semiconductor film is one selected from the group consisting of a microcrystalline semiconductor film, and a compound semiconductor film with an amorphous structure. 19. The semiconductor device according to claim 12, wherein the depression is formed by an ICP etching using a gas containing chlorine. 20. The semiconductor device according to claim 12, wherein the gate wiring contains a metal material selected from the group consisting of titanium, tantalum, tungsten, molybdenum, chromium, neodymium, aluminum, copper, silver, gold, and platinum. 21. The semiconductor device according to claim 12, wherein the source wiring and the electrode contains a metal material selected from the group consisting of aluminum, titanium, molybdenum, copper, tantalum, chromium, and nickel. 22. The semiconductor device according to claim 12, wherein the depression is formed by dry etching. 23. A method of manufacturing a semiconductor device, comprising: forming a gate wiring over an insulating surface; forming an insulating film covering the insulating surface and the gate wiring; forming a first amorphous semiconductor film over the insulating film; forming a second amorphous semiconductor film containing an impurity element of one conductivity type over the first amorphous semiconductor film; forming a metal film over the second amorphous semiconductor film; performing a first etching for etching the metal film, the second amorphous semiconductor film and the first amorphous semiconductor film continuously to form a side edge of the first amorphous semiconductor film into a taper shape; and performing a second etching for etching the metal film, the second amorphous semiconductor film and the first amorphous semiconductor film to form a depression in the first amorphous semiconductor film, to form a source wiring from the metal film and to form a source region and a drain region from the second amorphous semiconductor film, wherein a side surface of the depression is tapered. 24. The method of manufacturing the semiconductor device according to claim 23, wherein in the first etching step, the metal film, the second amorphous semiconductor film and the first amorphous semiconductor film are etched with a chlorine type gas. 25. The method of manufacturing the semiconductor device according to claim 24, wherein the chlorine type gas contains at least one selected from the group consisting of Cl2, BCl3, HCl and SiCl4. 26. The method of manufacturing the semiconductor device according to claim 23, wherein in the second etching step, the metal film, the second amorphous semiconductor film and the first amorphous semiconductor film are etched with a chlorine type gas. 27. The method of manufacturing the semiconductor device according to claim 26, wherein the chlorine type gas contains at least one selected from the group consisting of Cl2, BCl3, HCl and SiCl4. 28. The method of manufacturing the semiconductor device according to claim 23, wherein an ICP etching is used in the first etching step. 29. The method of manufacturing the semiconductor device according to claim 23, wherein an ICP etching is used in the second etching step.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (224)
Ono Kikuo (Naka-machi JPX) Tsumura Makoto (Hitachi JPX) Ogawa Kazuhiro (Mobara JPX) Sakuta Hiroki (Mobara JPX) Suzuki Masahiko (Mobara JPX) Kaneko Toshiki (Chiba JPX) Nakayoshi Yoshiaki (Mobara JPX) , Active matrix crystal display apparatus using thin film transistor.
Park Jae-Yong,KRX ; Lee Jae-Kyun,KRX ; Kim Jung-Hoan,KRX ; Lyu Ki-Hyun,KRX ; Lee Kyu-Hyun,KRX, Active matrix liquid crystal display and related method.
Nishiki Hirohiko,JPX ; Shimada Takayuki,JPX ; Katayama Mikio,JPX, Active matrix substrate and display device using the same with extending protrusions between gate and source line termin.
Kawai Katsuhiro,JPX ; Yamakawa Shinya,JPX ; Okamoto Masaya,JPX ; Katayama Mikio,JPX, Active matrix substrate with removal of portion of insulating film overlapping source line and pixel electrode and method for producing the same.
Nagae Nobukazu,JPX ; Yamada Nobuaki,JPX ; Terashita Shinichi,JPX ; Kozaki Shuichi,JPX, Axisymmetrically oriented liquid crystal display device with concave portion defined by the second derivative.
Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Nakajima Setsuo,JPX ; Arai Yasuyuki,JPX, Display device and method of fabricating involving peeling circuits from one substrate and mounting on other.
Dohjo Masayuki (Yokohama JPX) Oana Yasuhisa (Yokohama JPX) Ikeda Mitsushi (Yokohama JPX), Electrode interconnection material, semiconductor device using this material and driving circuit substrate for display d.
Hiroki Masaaki,JPX ; Teramoto Satoshi,JPX ; Nishi Takeshi,JPX ; Yamazaki Shunpei,JPX, In plane switching LCD with 3 electrode on bottom substrate and 1 on top substrate.
Yamagishi Shinji,JPX ; Shinomiya Tokihiko,JPX ; Fujimori Kohichi,JPX ; Nishiguchi Kenji,JPX, LCD and method for producing the same in which a larger number of substrate gap control materials is larger in the poly.
Fujimori Kohichi,JPX ; Shinomiya Tokihiko,JPX ; Inou Ippei,JPX ; Kozaki Shuichi,JPX, LCD device having an input function and polymer substrates having dual function.
Shimizu Michio,JPX ; Konuma Toshimitsu,JPX ; Nishi Takeshi,JPX, LCD polymerized column spacer formed on a modified substrate, from an acrylic resin, on a surface having hydrophilic an.
Hatano Takuji,JPX ; Okada Masakazu,JPX, Liquid crystal device with composite layer of cured resin pillars and liquid crystal phase and method of producing the same.
Kawamoto Satoru (Amagasaki JPX) Nakagawa Noaki (Amagasaki JPX) Hayama Masahiro (Amagasaki JPX), Liquid crystal display apparatus having a series combination of the storage capacitors.
Ikeda, Masahiro; Sawasaki, Manabu; Taniguchi, Yoji; Inoue, Hiroyasu; Tanose, Tomonori; Tanaka, Yoshinori, Liquid crystal display device and method of manufacturing the same without scattering spacers.
Suzuki Masahiko,JPX ; Isono Tsutomu,JPX ; Ohgiichi Kimitoshi,JPX ; Ishii Akira,JPX ; Ohwada Jun-ichi,JPX, Liquid crystal display device having a shielding film for shielding light from a light source.
Etsuko Nishimura JP; Genshiro Kawachi JP; Kenichi Onisawa JP; Kenichi Chahara JP; Takeshi Sato JP; Katsumi Tamura JP, Liquid crystal display device having wiring layer made of nitride of Nb or nitride alloy containing Nb as a main component.
Hirakata Yoshiharu,JPX ; Yamazaki Shunpei,JPX, Liquid crystal display device with an adjustment layer not connected to driving circuit to even out height difference in the sealant region.
Onishi Noriaki,JPX ; Yamada Nobuaki,JPX, Liquid crystal display device with at least 7.degree. C. liquid crystal to isotropic phase transition temperature differ.
Matsumoto Seiichi,JPX ; Sukegawa Osamu,JPX ; Kaneko Wakahiko,JPX ; Ihara Hirofumi,JPX, Method for manufacturing LCD device capable of avoiding short circuit between signal line and pixel electrode.
Hong, Mun-Pyo; Park, Woon-Yong; Yoon, Jong-Soo, Method for manufacturing thin film transistor array panel for LCD having a quadruple layer by a second photolithography process.
Mase Akira (Aichi JPX) Nemoto Hideki (Kanagawa JPX) Yamazaki Shunpei (Tokyo JPX) Takemura Yasuhiko (Kanagawa JPX), Method of electrically connecting an integrated circuit to an electric device.
Ukita Tooru,JPX ; Koide Shin,JPX, Method of fabricating a reflection type liquid crystal display in which the surface of a substrate is roughened, a metal film is formed on the roughened surface, and a non-polarizing, transparent die.
den Boer Willem ; Zhong John Z. Z. ; Gu Tieer ; Byun Young H. ; Aggas Steven, Method of making a large area imager with improved signal-to-noise ratio.
Kwasnick Robert F. (Schenectady NY) Possin George E. (Schenectady NY) Holden David E. (Grenoble NY FRX) Saia Richard J. (Schenectady NY), Method of making a thin film transistor structure with improved source/drain contacts.
Oh Young Jin,KRX ; Kim Yong Beom,KRX ; Moon Jeong Min,KRX, Method of manufacturing a reflector comprising steps forming beads and polymer layer separately.
Yamazaki Shunpei,JPX ; Arai Yasuyuki,JPX ; Teramoto Satoshi,JPX, Method of manufacturing a semiconductor device using a metal which promotes crystallization of silicon and substrate bo.
Kim Dong-Gyu,KRX ; Lee Won-Hee,KRX, Methods of forming active matrix display devices with reduced susceptibility to image-sticking and devices formed there.
Lyu Chun-Gi,KRX ; Hong Mun-Pyo,KRX ; Kim Sang-Gab,KRX, Methods of manufacturing thin film transistors and liquid crystal displays by plasma treatment of undoped amorphous silicon.
Tsuda Kazuhiko,JPX ; Taniguchi Koji,JPX ; Shiomi Makoto,JPX, Reflector, reflective liquid crystal display incorporating the same and method for fabricating the same.
Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX ; Nakajima Setsuo,JPX ; Arai Yasuyuki,JPX, Using a temporary substrate to attach components to a display substrate when fabricating a passive type display device.
Shui-Chih A. Lien ; Shuhichi Odahara JP; Yukito Saitoh JP, Wide viewing angle liquid crystal with ridge/slit pretilt, post spacer and dam structures and method for fabricating same.
Jeong Jong-In,KRX ; Jeong Cheol-Su,KRX ; Park Dae-Won,KRX ; Lee Chul-Yong,KRX ; Kwon Chul-Ho,KRX, Wiring using chromium nitride and methods of fabrication therefor, liquid crystal display panels using the same wiring.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.