Distributed and recoverable digital control system
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-011/00
G06F-007/00
B64C-019/00
출원번호
UP-0381608
(2006-05-04)
등록번호
US-7725215
(2010-06-14)
발명자
/ 주소
Stange, Kent
Hess, Richard
Kelley, Gerald B
Rogers, Randy
출원인 / 주소
Honeywell International Inc.
대리인 / 주소
Fogg & Powers LLC
인용정보
피인용 횟수 :
7인용 특허 :
41
초록▼
A real-time multi-tasking digital control system with rapid recovery capability is disclosed. The control system includes a plurality of computing units comprising a plurality of redundant processing units, with each of the processing units configured to generate one or more redundant control comman
A real-time multi-tasking digital control system with rapid recovery capability is disclosed. The control system includes a plurality of computing units comprising a plurality of redundant processing units, with each of the processing units configured to generate one or more redundant control commands. One or more internal monitors are employed for detecting data errors in the control commands. One or more recovery triggers are provided for initiating rapid recovery of a processing unit if data errors are detected. The control system also includes a plurality of actuator control units each in operative communication with the computing units. The actuator control units are configured to initiate a rapid recovery if data errors are detected in one or more of the processing units. A plurality of smart actuators communicates with the actuator control units, and a plurality of redundant sensors communicates with the computing units.
대표청구항▼
What is claimed is: 1. A digital control system, comprising: an integrated modular computing platform comprising: a plurality of computing units comprising: a plurality of redundant processing units, each of the processing units configured to generate one or more redundant control commands and exec
What is claimed is: 1. A digital control system, comprising: an integrated modular computing platform comprising: a plurality of computing units comprising: a plurality of redundant processing units, each of the processing units configured to generate one or more redundant control commands and execute a plurality of different applications that are time and space partitioned; one or more internal monitors for detecting one or more data errors in the control commands and in application state data; and one or more recovery triggers for initiating rapid recovery of a processing unit or a specific application if one or more data errors are detected; a plurality of actuator control units each in operative communication with the redundant processing units, each of the actuator control units having a pair of redundant computational lanes configured to analyze the control commands and provide feedback to the processing units, the actuator control units configured to initiate a rapid recovery if one or more data errors is detected in one or more of the processing units; a plurality of smart actuators each in operative communication with a separate one of the actuator control units, the smart actuators configured to receive an actuator control command from the actuator control units and provide feedback to the actuator control units; and a plurality of redundant sensor sets in operative communication with the computing units. 2. The system of claim 1, wherein software applications in the processing units can selectively implement the rapid recovery. 3. The system of claim 1, wherein the processing units provide monitoring of actuator commands and actuator positions. 4. The system of claim 1, wherein the rapid recovery is verifiable using a built-in test during real-time. 5. The system of claim 1, further comprising means for redundancy management distributed throughout the system for each redundant component. 6. The system of claim 1, wherein all system elements can be executed asynchronously. 7. The system of claim 1, wherein the actuator control units are configured to compute a blended command for the control commands, and initiate a rapid recovery in one or more of the processing units if the difference between a control command generated by a processing unit and the blended command exceeds a threshold value. 8. The system of claim 1, wherein each actuator control unit independently monitors each processing unit command. 9. The system of claim 1, further comprising a plurality of actuator devices, each of the actuator devices in operative communication with a separate one of the smart actuators. 10. The system of claim 9, wherein the actuator devices are each operatively connected to one or more control effectors. 11. The system of claim 1, wherein the internal monitors are configured to detect one or more soft faults in the processing units. 12. The system of claim 11, further comprising a soft fault recovery system in the computing units, the soft fault recovery system configured to duplicate state variable data stored in one or more memory devices in the computing units. 13. The system of claim 12, wherein the soft fault recovery system is configured to restore the duplicate state variable data when a soft fault is detected so that one or more processing units can resume processing using the duplicate state variable data. 14. The system of claim 1, wherein management of system redundancy occurs before, during, and after recovery. 15. The system of claim 1, wherein the processing units provide a real-time multi-tasking computing environment. 16. A recoverable digital flight control system, comprising: an integrated modular computing platform comprising: a first primary flight control computer having a pair of redundant computational lanes configured to generate one or more redundant flight control commands, the first primary flight control computer comprising: a plurality of processing units, each of the processing units configured to execute a plurality of different applications that are time and space partitioned one or more internal monitors for detecting one or more data errors in the flight control commands and in application state data; and one or more recovery triggers for initiating rapid recovery if one or more data errors are detected; a second primary flight control computer configured for redundant processing with respect to the first primary flight control computer and having a pair of redundant computational lanes configured to generate one or more redundant flight control commands, the second primary flight control computer comprising: a plurality of processing units, each of the processing units configured to execute a plurality of different applications that are time and space partitioned; one or more internal monitors for detecting one or more data errors in the flight control commands and in application state data; and one or more recovery triggers for initiating rapid recovery if one or more data errors are detected; a plurality of actuator control units each in operative communication with the primary flight control computers, each of the actuator control units having a pair of redundant computational lanes configured to analyze the flight control commands and provide feedback to each of the computational lanes of the primary flight control computers; a plurality of dual channel smart actuators each in operative communication with a separate one of the actuator control units, the smart actuators configured to receive an actuator control command from the actuator control units and provide feedback to the actuator control units; and a plurality of redundant flight sensors in operative communication with the primary flight control computers. 17. The system of claim 16, wherein the smart actuators are in operative communication with a plurality of flight control surfaces. 18. The system of claim 16, wherein fault events and recoveries are transparent to aircraft function, and recovery management of the system does not compromise aircraft stability. 19. The system of claim 16, wherein any recurring fault is treated as a hard failure. 20. The system of claim 16, wherein generic faults in the primary flight control computers are confined due to other system elements being sufficiently analyzable.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (41)
Davies,Ian Robert, Apparatus and method for a server deterministically killing a redundant server integrated within the same network storage appliance chassis.
Long,Finbarr Denis; Ardini,Joseph; Kirkpatrick,Dana A.; O'Keeffe,Michael James, Apparatus and methods for fault-tolerant computing using a switching fabric.
Hay Rick H. (Cave Creek AZ) Smith Clarence S. (Glendale AZ) Girts Robert D. (Mesa AZ) Yount Larry J. (Scottsdale AZ), Fail-operational fault tolerant flight critical computer architecture and monitoring method.
Hess Richard F. (Glendale AZ) Liebel Kurt A. (Phoenix AZ) Yount Larry J. (Phoenix AZ), Fault recovery mechanism, transparent to digital system function.
Murphy Declan J. ; Talluri Madhusudhan ; Matena Vladimir ; Khalidi Yousef A. ; Bernabeu-Auban Jose M.,ESX ; Tucker Andrew G., Method and apparatus for transparent server failover for highly available objects.
Dhong, Sang Hoo; Hofstee, Harm Peter; Nair, Ravi; Posluszny, Steven Douglas, Multiprocessor with pair-wise high reliability mode, and method therefore.
De Bonis-Hamelin, Marie-Antoinette; Menyhart, Zoltan; Sorace, Jean-Dominique, Process for reconfiguring an information processing system upon detection of a component failure.
Corcoran, James J.; Danielson, Eric J.; Hemaidan, Samir S.; Roltgen, John W.; Sisson, James E.; Kovalan, Mark A.; Singer, Mark C., Dissimilar processor synchronization in fly-by-wire high integrity computing platforms and displays.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.