Some embodiments provide a configurable IC that includes several configurable logic circuits, where the logic circuits include several sets of associated configurable logic circuits. For each several sets of associated configurable logic circuits, the reconfigurable IC also includes a carry circuit
Some embodiments provide a configurable IC that includes several configurable logic circuits, where the logic circuits include several sets of associated configurable logic circuits. For each several sets of associated configurable logic circuits, the reconfigurable IC also includes a carry circuit for performing up to N carry operations sequentially, wherein N is greater than two.
대표청구항▼
We claim: 1. A configurable integrated circuit (“IC”) comprising: a plurality of sets of circuits, each set of circuits for performing an addition or subtraction operation, each set of circuits comprising (i) at least one circuit for producing a propagate signal and a generate signal
We claim: 1. A configurable integrated circuit (“IC”) comprising: a plurality of sets of circuits, each set of circuits for performing an addition or subtraction operation, each set of circuits comprising (i) at least one circuit for producing a propagate signal and a generate signal and (ii) at least one carry circuit for producing a carry signal, wherein the carry circuit of at least one set of circuits is arranged adjacent to the carry circuits of at least three other sets of circuits to reduce propagation delay of the carry signal from one set of circuits to another set of circuits. 2. The configurable IC of claim 1, wherein the plurality of sets of circuits includes N configurable logic circuits for producing propagate signals and generate signals for an N-bit add or subtract operation, wherein N is an integer value greater than two. 3. The configurable IC of claim 2, wherein each set of N configurable logic circuits is also for performing operations unrelated to add and subtract operations. 4. The configurable IC of claim 3, wherein to perform any operation, each configurable logic circuit receives a configuration data set that configures the logic circuit to perform the operation. 5. The configurable IC of claim 2, wherein the carry circuits for a set of N configurable logic circuits is one shared circuit that performs a carry chain operation for all N configurable logic circuits. 6. The configurable IC of claim 2, wherein the N configurable logic circuits are positioned next to each other in the configurable IC. 7. The configurable IC of claim 6, wherein the N configurable logic circuits also are placed around the carry circuits to increase the speed of the addition or subtraction operation. 8. The configurable IC of claim 2, wherein the carry circuit is a carry chain formed by serially connecting a set of one-bit carry circuits. 9. The configurable IC of claim 8, wherein the carry chain is a Manchester carry chain. 10. The configurable IC of claim 1, wherein the IC comprises at least 1000 configurable logic circuits and at least 250 carry circuits. 11. An electronic device comprising: a configurable integrated circuit (“IC”) comprising: a plurality of sets of circuits, each set of circuits for performing an addition or subtraction operation, each set of circuits comprising (i) at least one circuit for producing a propagate signal and a generate signal and (ii) at least one carry circuit for producing a carry signal, wherein the carry circuit of at least one set of circuits is arranged adjacent to the carry circuits of at least three other sets of circuits to reduce propagation delay of the carry signal from one set of circuits to another set of circuits. 12. The electronic device of claim 11, wherein the plurality of sets of circuits includes N configurable logic circuits for producing propagate signals and generate signals for an N-bit add or subtract operation, wherein N is an integer value greater than two. 13. The electronic device of claim 12, wherein the carry circuits for a set of N configurable logic circuits is one shared circuit that performs a carry chain operation for all N configurable logic circuits. 14. The electronic device of claim 12, wherein the N configurable logic circuits are positioned next to each other in the configurable IC, wherein the N configurable logic circuits also are placed around the carry circuit to increase the speed of the addition or subtraction operation. 15. The electronic device of claim 12, wherein the carry circuit is a carry chain formed by serially connecting a set of one-bit carry circuits. 16. The electronic device of claim 11, wherein the IC comprises at least 1000 configurable logic circuits and at least 250 carry circuits. 17. An integrated circuit (“IC”) comprising: a) a first set of tiles aligned according to a first arrangement, each tile in the first set of tiles comprising a configurable logic circuit and a carry circuit, wherein the first arrangement orients each tile in the first set of tiles such that each of the carry circuits of the first set of tiles borders at least three other carry circuits in the first set of tiles; and b) a second set of tiles aligned according to a second arrangement, each tile in the second set of tiles comprising a configurable logic circuit and a carry circuit, wherein the second arrangement orients each tile in the second set of tiles such that at least one of the carry circuits of the second set of tiles borders at least three other carry circuits in the second set of tiles, wherein said first arrangement of configurable logic circuits and carry circuits performs a fast M-bit addition or subtraction operation and said second arrangement of configurable logic circuits and carry circuits performs a fast N-bit addition or subtraction operation, and wherein an output of a carry circuit of the first set of tiles is supplied as an input to a carry circuit of the second set of tiles in order to perform an N+M-bit addition or subtraction operation. 18. The IC of claim 17, wherein the first set of tiles comprises at least four tiles and the second set of tiles comprises at least four tiles. 19. The IC of claim 17, wherein the first set of tiles is arranged in a row column alignment. 20. The IC of claim 19, wherein the row column alignment comprises positioning two tiles in each of two neighboring columns. 21. The IC of claim 20, wherein the row column alignment further comprises positioning each of the two tiles of each of the two neighboring columns in two neighboring rows. 22. The IC of claim 17, wherein M and N are equivalent integer values. 23. The IC of claim 17, wherein the configurable logic circuits of the first and second sets of tiles perform the addition or subtraction operation by producing propagate signals and generate signals based on a first set of inputs, a second set of inputs, and carry signals.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (143)
Ting, Benjamin S., Architecture and interconnect scheme for programmable logic circuits.
Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason, Configurable IC with configurable routing resources that have asymmetric input and/or outputs.
Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason, Configurable IC with configuration logic resources that have asymmetric inputs and/or outputs.
Andy L. Lee ; Christopher F. Lane ; Srinivas T. Reddy ; Brian D. Johnson ; Ketan H. Zaveri ; Mario Guzman ; Quyen Doan, Configurable memory structures in a programmable logic device.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Configuration modes for a time multiplexed programmable logic device.
Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Saito Miyoshi,JPX ; Ogawa Junji,JPX, Destructive read type memory circuit, restoring circuit for the same and sense amplifier.
Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
Agrawal, Om P.; Fontana, Fabiano; Bosco, Gilles M., Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use.
Tavana Danesh (Mountain View CA) Yee Wilson K. (Tracy CA) Holen Victor A. (Saratoga CA), FPGA architecture with repeatable tiles including routing matrices and logic matrices.
Iadanza Joseph Andrew ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Field programmable memory array.
Bennett David Wayne (Louisville CO) Dellinger Eric Ford (Boulder CO) Manaker ; Jr. Walter A. (Boulder CO) Stern Carl M. (Boulder CO) Troxel William R. (Longmont CO) Young Jay Thomas (Louisville CO), Frequency driven layout and method for field programmable gate arrays.
Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valeriy B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ; , Hexagonal field programmable gate array architecture.
Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
Goetting F. Erich (Cupertino CA) Trimberger Stephen M. (San Jose CA), Logic cell for field programmable gate array having optional internal feedback and optional cascade.
Norman Kevin A. ; Patel Rakesh H. ; Sample Stephen P. ; Butts Michael R., Look-up table based logic element with complete permutability of the inputs to the secondary signals.
Chiang David (Saratoga CA) Lee Napoleon W. (Fremont CA) Ho Thomas Y. (Milpitas CA) Harrison David A. (Cupertino CA) Kucharewski ; Jr. Nicholas (Pleasanton CA) Seltzer Jeffrey H. (San Jose CA), Macrocell with product-term cascade and improved flip flop utilization.
Clinton Kim P. N. ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Seidel Victor Paul ; Zittritsch Terrance John, Memory cells for field programmable memory array.
Poplingher Mircea ; Chen Wenliang ; Suryanarayanan Ganesh ; Chen Wayne W. ; Lo Roger Y., Memory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle.
Larsen Wendell Ray (Essex Junction VT) Keyser Frank Ray (Colchester VT) Worth Brian A. (Milton VT), Memory mapping method and apparatus to fold sparsely populated structures into densely populated memory columns or rows.
Fuller Christine Marie ; Hartman Steven Paul ; Millham Eric Ernest, Method and system for optimizing a critical path in a field programmable gate array configuration.
Craft David John ; Gould Scott Whitney ; Keyser ; III Frank Ray ; Worth Brian, Method and system for programming a gate array using a compressed configuration bit stream.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a chip to enable configurable I/O signal timing characteristics.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable function within a standard cell chip for repair of logic circuits.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of a field programmable interconnect within an ASIC for configuring the ASIC.
Bailis, Robert Thomas; Kuhlmann, Charles Edward; Lingafelt, Charles Steven; Rincon, Ann Marie, Method and system for use of an embedded field programmable gate array interconnect for flexible I/O connectivity.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Method of operating a field programmable memory array with a field programmable gate array.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA), Method of time multiplexing a programmable logic device.
Leventis,Paul; Pedersen,Bruce; Lane,Chris; Reddy,Srinivas; Lewis,David, Multiplexing device including a hardwired multiplexer in a programmable logic device.
Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Zittritsch Terrance John, Programmable address decoder for field programmable memory array.
Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
El Gamal Abbas A. (Palo Alto CA) El-Ayat Khaled A. (Cupertino CA) Greene Jonathan W. (Palo Alto CA) Guo Ta-Pen R. (Cupertino CA) Reyneri Justin M. (Los Altos CA), Programmable interconnect architecture.
Motomura Masato,JPX, Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same.
New Bernard J. ; Johnson Robert Anders ; Wittig Ralph ; Mohan Sundararajarao, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM.
Blodget, Brandon J.; McMillan, Scott P.; James-Roxby, Philip B.; Sundararajan, Prasanna; Keller, Eric R.; Curd, Derek R.; Kalra, Punit S.; LeBlanc, Richard J.; Eck, Vincent P., Reconfiguration of a programmable logic device using internal control.
Om P. Agrawal ; Claudia A. Stanley ; Xiaojie (Warren) He ; Larry R. Metzger ; Robert A. Simon ; Kerry A. Ilgenstein, Scalable architecture for high density CPLD's having two-level hierarchy of routing resources.
Clinton Kim P. N. ; Gould Scott Whitney ; Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph ; Seidel Victor Paul ; Zittritsch Terrance John, Selective connectivity between memory sub-arrays and a hierarchical bit line structure in a memory array.
Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits.
Iadanza Joseph Andrew ; Keyser ; III Frank Ray ; Kilmoyer Ralph David ; Laramie Michael Joseph, System for implementing write, initialization, and reset in a memory array using a single cell write port.
Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.