An exemplary circuit for implementing logic sharing in self-timed circuits includes a shared logic circuit, an input circuit, an output circuit, and a pipelined routing path. The shared logic circuit has first and second self-timed inputs and first and second self-timed outputs. The input circuit is
An exemplary circuit for implementing logic sharing in self-timed circuits includes a shared logic circuit, an input circuit, an output circuit, and a pipelined routing path. The shared logic circuit has first and second self-timed inputs and first and second self-timed outputs. The input circuit is coupled to output a selected one of the first or second self-timed inputs to the shared logic circuit, the selected one of the first or second inputs being determined by an arbitration circuit within the input circuit, and further to output a self-timed select signal. The output circuit is coupled to receive the first and second self-timed outputs from the shared logic circuit and to provide a selected one of the first or second outputs, the selected output being determined by the self-timed select signal. The pipelined routing path routes the self-timed enable signal from the input circuit to the output circuit.
대표청구항▼
What is claimed is: 1. A circuit, comprising: a shared logic circuit having first and second self-timed inputs and first and second self-timed outputs; an input circuit coupled to output a selected one of the first or second self-timed inputs to the shared logic circuit, the selected one of the fir
What is claimed is: 1. A circuit, comprising: a shared logic circuit having first and second self-timed inputs and first and second self-timed outputs; an input circuit coupled to output a selected one of the first or second self-timed inputs to the shared logic circuit, the selected one of the first or second inputs being determined by an arbitration circuit within the input circuit, and further to output a self-timed select signal; an output circuit coupled to receive the first and second self-timed outputs from the shared logic circuit and to provide a selected one of the first or second outputs, the selected one of the first or second outputs being determined by the self-timed select signal; and a pipelined routing path routing the self-timed enable signal from the input circuit to the output circuit. 2. The circuit of claim 1, wherein the shared logic circuit, the input circuit, and the output circuit are all implemented in programmable logic blocks substantially similar one to another. 3. The circuit of claim 2, wherein the circuit comprises an integrated circuit comprising an array of the substantially similar logic blocks. 4. The circuit of claim 3, wherein the circuit comprises a programmable logic device (PLD). 5. The circuit of claim 1, wherein a number of pipeline stages in the pipelined routing path is different from a number of pipeline stages in the shared logic circuit. 6. The circuit of claim 5, wherein the number of pipeline stages in the pipelined routing path is less than the number of pipeline stages in the shared logic circuit. 7. The circuit of claim 1, wherein the input circuit comprises an arbiter coupled to arbitrate between two first self-timed input signals corresponding to the first and second self-timed inputs to the shared logic circuit. 8. The circuit of claim 7, wherein the input circuit implements a merge function between two second self-timed input signals, the merge function being controlled by an output of the arbiter. 9. The circuit of claim 1, wherein the output circuit implements an “IF” function between the first and second self-timed outputs of the shared logic circuit, the “IF” function being controlled by the self-timed enable signal. 10. A circuit, comprising: a shared logic circuit having first and second self-timed inputs and first and second self-timed outputs; an input circuit having a first self-timed output coupled to the first input of the shared logic circuit, a second self-timed output coupled to the second input of the shared logic circuit, and a self-timed select output; an output circuit having a first self-timed input coupled to the first output of the shared logic circuit, a second self-timed input coupled to the second output of the shared logic circuit, a self-timed select input, and first and second self-timed outputs; and a pipelined routing path routing a self-timed select signal from the select output of the input circuit to the select input of the output circuit; wherein the input circuit is coupled to provide a token with one of the first or second outputs based on a value output by an arbitration circuit within the input circuit; and wherein the output circuit is coupled to provide an output token with one of the first or second outputs based on a value of the self-timed select signal routed from the input circuit through the pipelined routing path. 11. The circuit of claim 10, wherein the shared logic circuit, the input circuit, and the output circuit are all implemented in programmable logic blocks substantially similar one to another. 12. The circuit of claim 11, wherein the circuit comprises an integrated circuit comprising an array of the substantially similar logic blocks. 13. The circuit of claim 12, wherein the circuit comprises a programmable logic device (PLD). 14. The circuit of claim 10, wherein a number of pipeline stages in the pipelined routing path is different from a number of pipeline stages in the shared logic circuit. 15. The circuit of claim 14, wherein the number of pipeline stages in the pipelined routing path is less than the number of pipeline stages in the shared logic circuit. 16. The circuit of claim 10, wherein the input circuit comprises an arbiter coupled to arbitrate between two first self-timed input signals corresponding to the first and second self-timed inputs to the shared logic circuit. 17. The circuit of claim 16, wherein the input circuit implements a merge function between two second self-timed input signals, the merge function being controlled by an output of the arbiter. 18. The circuit of claim 10, wherein the output circuit implements an “IF” function between the first and second self-timed outputs of the shared logic circuit, the “IF” function being controlled by the self-timed enable signal. 19. An integrated circuit, comprising: an array of substantially similar programmable logic blocks; and a interconnect structure interconnecting the programmable logic blocks, wherein the array comprises: a first group of the logic blocks programmed to implement a shared logic circuit having first and second self-timed inputs and first and second self-timed outputs; a second group of the logic blocks programmed to implement an input circuit coupled to output a selected one of the first or second self-timed inputs to the shared logic circuit, the selected one of the first or second inputs being determined by an arbitration circuit within the input circuit, and further to output a self-timed select signal; and a third group of the logic blocks programmed to implement an output circuit coupled to receive the first and second self-timed outputs from the shared logic circuit and to provide a selected one of the first or second outputs, the selected one of the first or second outputs being determined by the self-timed select signal, and wherein the interconnect structure comprises a pipelined routing path routing the self-timed enable signal from the input circuit to the output circuit. 20. The integrated circuit of claim 17, wherein the integrated circuit comprises a programmable logic device (PLD).
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (44)
Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Arithmetic circuit with multiplexed addend inputs.
Hauck Scott A. (5219 22nd Ave. NE. ; #4 Seattle WA 98105) Borriello Gaetano (8045 Bagley Ave. N. Seattle WA 98103) Burns Steven M. (6033 31st Ave. NE. Seattle WA 98115) Ebeling William H. C. (4002 Bu, Field programmable gate array for synchronous and asynchronous operation.
Milshtein, Mark S.; Sprague, Milo D.; Chappell, Terry I.; Fletcher, Thomas D., Global clock self-timed circuit with self-terminating precharge for high frequency applications.
Young,Steven P.; Bauer,Trevor J.; Chirania,Manoj; Kondapalli,Venu M., Programmable logic block with dedicated and selectable lookup table outputs coupled to general interconnect structure.
Masteller Steven Robert, System for facilitating interfacing between multiple non-synchronous systems utilizing an asynchronous FIFO that uses asynchronous logic.
Wise Adrian P.,GBX ; Dewar Kevin D.,GBX ; Jones Anthony Mark,GBX ; Sotheran Martin William,GBX ; Smith Colin,GBX ; Finch Helen Rosemary,GBX ; Claydon Anthony Peter John,GBX ; Patterson Donald William, Technique for implementing a swing buffer in a memory array.
Parlour, David B.; Janneck, Jorn W.; Miller, Ian D., Asynchronous communication network and methods of enabling the asynchronous communication of data in an integrated circuit.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.