초록 ▼

A system and method for executing a plurality of graphical code portions as a timed sequence is described. The graphical code portions may be included in a graphical program and configured with information specifying a sequential order of execution and execution timing information. During execution

A system and method for executing a plurality of graphical code portions as a timed sequence is described. The graphical code portions may be included in a graphical program and configured with information specifying a sequential order of execution and execution timing information. During execution of the graphical program, the graphical code portions are executed sequentially in the sequential order and in accordance with the execution timing information. In one embodiment a timed sequence structure node may be utilized to specify the timed sequence. For example, the user may include the timed sequence structure node in the graphical program and associate the plurality of graphical code portions with the timed sequence structure node such that the timed sequence structure node species a sequential order of execution for the graphical code portions. The user may also configure the timed sequence structure node with execution timing information for one or more of the graphical code portions.

대표청구항 ▼

We claim: 1. A computer-readable memory medium comprising program instructions for creating a graphical program, wherein the program instructions are executable to: display a first node in a block diagram of the graphical program, wherein the first node has a plurality of visual frames for receivin

We claim: 1. A computer-readable memory medium comprising program instructions for creating a graphical program, wherein the program instructions are executable to: display a first node in a block diagram of the graphical program, wherein the first node has a plurality of visual frames for receiving respective graphical code portions; display a plurality of graphical code portions in a block diagram of the graphical program, wherein each respective graphical code portion comprises a respective plurality of interconnected nodes visually indicating functionality of the respective graphical code portion; configure a sequential order of execution for the graphical code portions, wherein configuring the sequential order of execution for the graphical code portions comprises associating the plurality of graphical code portions with the visual frames of the first node, wherein after said associating the plurality of graphical code portions with the first node each of the graphical code portions are displayed within one of the frames of the first node, wherein the frames define the sequential order of execution for the respective graphical code portions; and configure execution timing information for one or more of the graphical code portions, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises: configuring a timeout for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the timeout, wherein the timeout specifies a maximum length of time the respective plurality of interconnected nodes of the particular graphical code portion waits before beginning execution; wherein during execution of the graphical program, the first node is configured to control execution of the graphical code portions during execution of the graphical program to cause the graphical code portions to execute in the sequential order and in accordance with the execution timing information, wherein, during execution, the respective plurality of interconnected nodes of the particular graphical code portion begins execution on or before the maximum length of time; wherein the first node has a visual appearance that visually indicates that the first node is configured to cause the graphical code portions to execute in accordance with the execution timing information. 2. The memory medium of claim 1, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring a start time for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the start time, wherein the start time specifies a time controlling when the respective plurality of interconnected nodes of the particular graphical code portion begins execution. 3. The memory medium of claim 1, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring a deadline for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the deadline, wherein the deadline specifies a time controlling when execution of the respective plurality of interconnected nodes of the particular graphical code portion completes. 4. The memory medium of claim 1, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring an offset for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the offset, wherein the offset specifies a length of time to wait before the respective plurality of interconnected nodes of the particular graphical code portion begins execution. 5. The memory medium of claim 1, wherein the plurality of frames are displayed in the graphical program such that each frame is visible at the same time; wherein the frames visually indicate that the graphical code portions within the frames are executed in the sequential order defined by the frames. 6. The memory medium of claim 1, wherein the graphical program comprises one or more nodes that are not associated with the first node; wherein execution of the one or more nodes not associated with the first node is not controlled by the first node during execution of the graphical program. 7. The memory medium of claim 1, wherein the program instructions are further executable to: execute the graphical program, wherein said executing the graphical program comprises executing the graphical code portions in the sequential order and in accordance with the execution timing information. 8. The memory medium of claim 1, wherein said configuring execution timing information for one or more of the graphical code portions comprises configuring a timing source to control execution timing for the one or more graphical code portions. 9. A method for creating a graphical program, comprising: displaying a first node in a block diagram of the graphical program, wherein the first node has a plurality of visual frames for receiving respective graphical code portions; displaying a plurality of graphical code portions in a block diagram of the graphical program, wherein each respective graphical code portion comprises a respective plurality of interconnected nodes visually indicating functionality of the respective graphical code portion; configuring a sequential order of execution for the graphical code portions, wherein configuring the sequential order of execution for the graphical code portions comprises associating the plurality of graphical code portions with the visual frames of the first node, wherein after said associating the plurality of graphical code portions with the first node each of the graphical code portions are displayed within one of the frames of the first node, wherein the frames define the sequential order of execution for the respective graphical code portions; and configuring execution timing information for one or more of the graphical code portions, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises: configuring a timeout for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the timeout, wherein the timeout specifies a maximum length of time the respective plurality of interconnected nodes of the particular graphical code portion waits before beginning execution; wherein during execution of the graphical program, the first node is configured to control execution of the graphical code portions during execution of the graphical program to cause the graphical code portions to execute in the sequential order and in accordance with the execution timing information, wherein, during execution, the respective plurality of interconnected nodes of the particular graphical code portion begins execution on or before the maximum length of time; wherein the first node has a visual appearance that visually indicates that the first node is configured to cause the graphical code portions to execute in accordance with the execution timing information. 10. The method of claim 9, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring a start time for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the start time, wherein the start time specifies a time controlling when the respective plurality of interconnected nodes of the particular graphical code portion begins execution. 11. The method of claim 9, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring a deadline for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the deadline, wherein the deadline specifies a time controlling when execution of the respective plurality of interconnected nodes of the particular graphical code portion completes. 12. The method of claim 9, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring an offset for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the offset, wherein the offset specifies a length of time to wait before the respective plurality of interconnected nodes of the particular graphical code portion begins execution. 13. The method of claim 9, wherein the plurality of frames are displayed in the graphical program such that each frame is visible at the same time; wherein the frames visually indicate that the graphical code portions within the frames are executed in the sequential order defined by the frames. 14. The method of claim 9, wherein the graphical program comprises one or more nodes that are not associated with the first node; wherein execution of the one or more nodes not associated with the first node is not controlled by the first node during execution of the graphical program. 15. The method of claim 9, further comprising: executing the graphical program, wherein said executing the graphical program comprises executing the graphical code portions in the sequential order and in accordance with the execution timing information. 16. The method of claim 9, wherein said configuring execution timing information for one or more of the graphical code portions comprises configuring a timing source to control execution timing for the one or more graphical code portions. 17. A system, comprising: a processor; a display coupled to the processor; and a memory medium coupled to the processor, wherein the memory medium stores program instructions for creating a graphical program, wherein the program instructions are executable by the processor to: display a first node in a block diagram of the graphical program on the display, wherein the first node has a plurality of visual frames for receiving respective graphical code portions; display a plurality of graphical code portions in a block diagram of the graphical program on the display, wherein each respective graphical code portion comprises a respective plurality of interconnected nodes visually indicating functionality of the respective graphical code portion; configure a sequential order of execution for the graphical code portions, wherein configuring the sequential order of execution for the graphical code portions comprises associating the plurality of graphical code portions with the visual frames of the first node, wherein after said associating the plurality of graphical code portions with the first node each of the graphical code portions are displayed within one of the frames of the first node, wherein the frames define the sequential order of execution for the respective graphical code portions; and configure execution timing information for one or more of the graphical code portions, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises: configuring a timeout for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the timeout, wherein the timeout specifies a maximum length of time the respective plurality of interconnected nodes of the particular graphical code portion waits before beginning execution; wherein during execution of the graphical program, the first node is configured to control execution of the graphical code portions during execution of the graphical program to cause the graphical code portions to execute in the sequential order and in accordance with the execution timing information, wherein, during execution, the respective plurality of interconnected nodes of the particular graphical code portion begins execution on or before the maximum length of time; wherein the first node has a visual appearance that visually indicates that the first node is configured to cause the graphical code portions to execute in accordance with the execution timing information. 18. The system of claim 17, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring a start time for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the start time, wherein the start time specifies a time controlling when the respective plurality of interconnected nodes of the particular graphical code portion begins execution. 19. The system of claim 17, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring a deadline for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the deadline, wherein the deadline specifies a time controlling when execution of the respective plurality of interconnected nodes of the particular graphical code portion completes. 20. The system of claim 17, wherein configuring the execution timing information for a particular graphical code portion of the one or more graphical code portions comprises configuring an offset for the particular graphical code portion, wherein said configuring comprises displaying information in the block diagram indicating that the particular graphical code portion is configured with the offset, wherein the offset specifies a length of time to wait before the respective plurality of interconnected nodes of the particular graphical code portion begins execution. 21. The system of claim 17, wherein the plurality of frames are displayed in the graphical program such that each frame is visible at the same time; wherein the frames visually indicate that the graphical code portions within the frames are executed in the sequential order defined by the frames. 22. The system of claim 17, wherein the graphical program comprises one or more nodes that are not associated with the first node; wherein execution of the one or more nodes not associated with the first node is not controlled by the first node during execution of the graphical program. 23. The system of claim 17, wherein the program instructions are further executable to: execute the graphical program, wherein said executing the graphical program comprises executing the graphical code portions in the sequential order and in accordance with the execution timing information. 24. The system of claim 17, wherein said configuring execution timing information for one or more of the graphical code portions comprises configuring a timing source to control execution timing for the one or more graphical code portions.