$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit device and electronic instrument

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G11C-007/00
출원번호 UP-0477716 (2006-06-30)
등록번호 US-7782694 (2010-09-13)
우선권정보 JP-2005-192681(2005-06-30); JP-2006-034500(2006-02-10); JP-2006-034516(2006-02-10)
발명자 / 주소
  • Kodaira, Satoru
  • Itomi, Noboru
  • Kawaguchi, Shuji
  • Kumagai, Takashi
  • Karasawa, Junichi
  • Ito, Satoru
  • Moriguchi, Masahiko
  • Maekawa, Kazuhiro
출원인 / 주소
  • Seiko Epson Corporation
대리인 / 주소
    Oliff & Berridge, PLC
인용정보 피인용 횟수 : 0  인용 특허 : 76

초록

An integrated circuit device includes a display memory and a data read control circuit. The data read control circuit controls data reading so that data of pixels corresponding to a plurality of signal lines is read out by N-time reading in one horizontal scan period of a display panel (N is an inte

대표청구항

What is claimed is: 1. An integrated circuit device having a display memory which stores data displayed in a display panel which has a plurality of scan lines and a plurality of data lines, wherein the display memory includes a plurality of wordlines, a plurality of bitlines, a plurality of memory

이 특허에 인용된 특허 (76)

  1. Keeth, Brent; Bunker, Layne G.; Derner, Scott J., 256 Meg dynamic random access memory.
  2. Keeth Brent ; Bunker Layne G. ; Beffa Raymond J. ; Ross Frank F., 256 meg dynamic random access memory.
  3. Middleton Peter Guy,GBX, Apparatus and method for image data processing of pixel data in raster lines.
  4. Nakai,Daisaburou; Hashimoto,Yoshiharu, Apparatus for driving a plurality of display units using common driving circuits.
  5. Agrawal Om P. (San Jose CA) Wright Michael J. (Menlo Park CA) Shen Ju (San Jose CA), Array of configurable logic blocks including network means for broadcasting clock signals to different pluralities of lo.
  6. Smith Mark L. (Laguna Beach CA) Raasch Randy W. (Mission Viejo CA), Circuit for latching data signals from DRAM memory.
  7. Ooishi Tsukasa,JPX ; Arimoto Kazutami,JPX ; Hidaka Hideto,JPX ; Hayashikoshi Masanori,JPX ; Kawai Shinji,JPX ; Asakura Mikio,JPX ; Tsukude Masaki,JPX ; Suma Katsuhiro,JPX ; Tomishima Shigeki,JPX ; Fu, Column selecting circuit in semiconductor memory device.
  8. Sun,Wein Town; Yeh,Shin Hung, Data driver and method used in a display device for saving space.
  9. Ooishi,Yoshihisa; Nitta,Hiroyuki; Maeda,Takeshi; Ohira,Tomohide, Display controller and display device provided therewith.
  10. Matsueda, Yojiro, Display device.
  11. Matsueda,Yojiro, Display device having a display drive section.
  12. Sakamaki,Goro; Uchida,Takatoshi; Tanabe,Kei; Kurokawa,Yasuhito, Display drive control device and electric device including display device.
  13. Tamura, Tsuyoshi; Oda, Zenzo, Display driver and display unit and electronic apparatus utilizing the same.
  14. Moriyama,Katsutoshi; Ayabe,Tomoya; Mizuta,Taishi, Display memory, driver circuit, display, and cellular information apparatus.
  15. William A. Quanrud, Display system having multiple memory elements per pixel.
  16. Quanrud William A., Display system having multiple memory elements per pixel with improved layout design.
  17. Kanatani Yoshiharu (Nara JPX) Fukuoka Hirofumi (Osaka JPX) Uehira Shigeyuki (Nara JPX), Drive device for driving a matrix-type LCD apparatus.
  18. Motegi Hiroyuki,JPX ; Kuwata Takeshi,JPX ; Nakagawa Yutaka,JPX ; Nakazawa Akira,JPX, Driving device, a column electrode driving semiconductor integrated circuit and a row electrode driving semiconductor integrated circuit used for a liquid crystal display device.
  19. Runaldue Thomas J. (San Jose CA) Plants William (Santa Clara CA), Dual port memory, such as used in color lookup tables for video systems.
  20. Nakamura Masayuki (Akishima JPX) Kawahara Takayuki (Hachiouji JPX) Kajigaya Kazuhiko (Iruma JPX) Oshima Kazuyoshi (Ohme JPX) Takahashi Tsugio (Ohme JPX) Otori Hiroshi (Ohme JPX) Matsumoto Tetsuro (Hi, Dynamic RAM and information processing system using the same.
  21. Rao G. R. Mohan, Dynamic random access memory with a normal precharge mode and a priority precharge mode.
  22. Chang, Tae Sig, ESD protection circuit.
  23. Ker, Ming-Dou; Hsu, Kuo-Chun, ESD protection circuit with high substrate-triggering efficiency.
  24. Lin, Geeng-Lih; Ker, Ming-Dou, ESD protection device for open drain I/O pad in integrated circuits with merged layout structure.
  25. Neugebauer Charles F., Electronic system for driving liquid crystal displays.
  26. Ham Seog-Heon,KRX, Electrostatic discharge protecting circuit having a plurality of current paths in both directions.
  27. Yang Hyang-Ja,KRX ; Park Hee-Chul,KRX, Electrostatic discharge protection circuit.
  28. Kean Thomas A.,GBX, FPGA using RAM control signal lines as routing or logic resources after configuration.
  29. Voss Peter H. (Eindhoven NLX) Pfennings Leonardus C. M. G. (Eindhoven NLX) O\Connell Cormac M. (Eindhoven NLX) Davies Thomas J. (Eindhoven NLX) Ontrop Hans (Eindhoven NLX) Phelan Cathal G. (Eindhoven, Fast static random access memory with high storage capacity.
  30. Deering Michael F. (Los Altos CA) Schlapp Stephen A. (San Jose CA) Lavelle Michael G. (Saratoga CA), Flexible dram access in a frame buffer memory and system.
  31. Butler Edward (Richmond VT) Goodwin Robert B. (Colchester VT) Shah Hemen R. (Essex ; Jct VT) Tamlyn Robert (Jerico VT), High performance extended data out.
  32. Kopec ; Jr. Stanley J. ; Wang Cheng-Yuan Michael ; Farmer Jerome Connelly ; Tsui Cyrus Y., In-system programmable interconnect circuit.
  33. Natori,Kanji; Maemura,Kimihiro; Kumagai,Takashi, Integrated circuit device and electronic device.
  34. Kodaira, Satoru; Itomi, Noboru; Kawaguchi, Shuji; Kumagai, Takashi; Karasawa, Junichi; Ito, Satoru, Integrated circuit device and electronic instrument.
  35. Kodaira,Satoru; Itomi,Noboru; Kawaguchi,Shuji; Kumagai,Takashi; Karasawa,Junichi; Ito,Satoru, Integrated circuit device and electronic instrument.
  36. Kodaira,Satoru; Itomi,Noboru; Kawaguchi,Shuji; Kumagai,Takashi; Karasawa,Junichi; Ito,Satoru, Integrated circuit device and electronic instrument.
  37. Kumagai, Takashi; Ishiyama, Hisanobu; Maekawa, Kazuhiro; Ito, Satoru; Fujise, Takashi; Karasawa, Junichi; Kodaira, Satoru, Integrated circuit device and electronic instrument.
  38. Kumagai,Takashi; Ishiyama,Hisanobu; Maekawa,Kazuhiro; Ito,Satoru; Fujise,Takashi; Karasawa,Junichi; Kodaira,Satoru, Integrated circuit device and electronic instrument.
  39. Kim,Han gu; Lee,Ki tae; Ko,Jae hyok; Kim,Woo sub; Jang,Sung pil, Integrated circuit device having input/output electrostatic discharge protection cell equipped with electrostatic discharge protection element and power clamp.
  40. Perner Frederick A., Integrated micro-display system.
  41. Chan Tsiu Chiu, Layout for SRAM structure.
  42. Kudo Yasuyuki,JPX ; Inuzuka Tatsuhiro,JPX ; Furuhashi Tsutomu,JPX ; Matsudo Toshimitsu,JPX ; Kurokawa Kazunari,JPX, Liquid crystal display and driving method therefor.
  43. Ikeda Makiko,JPX ; Furuhashi Tsutomu,JPX ; Nitta Hiroyuki,JPX ; Takita Isao,JPX ; Kasai Naruhiko,JPX ; Tsunekawa Satoru,JPX ; Inuzuka Tatsuhiro,JPX, Liquid crystal display with liquid crystal driver having display memory.
  44. Dosho,Shiro, Low-pass filter, feedback system, and semiconductor integrated circuit.
  45. Ong,Adrian E., Memory accessing circuit system.
  46. Shionoiri,Yutaka; Atsumi,Tomoaki; Kato,Kiyoshi, Memory and driving method of the same.
  47. Hazani Emanuel (1210 Sesame Dr. Sunnyvale CA 94087), Memory cell and current mirror circuit.
  48. Yaguchi Yuji,JPX, Method for reading data in a memory cell.
  49. Aoki Toru,JPX ; Shimotome Nobuyuki,JPX, Method of driving display apparatus, display apparatus, and electronic apparatus using the same.
  50. Hirota, Shinichi, Method of driving flat-panel display device.
  51. Felton Bradley,GBX ; Chan Albert ; Shen Ju ; Tsui Cyrus Y. ; Camarota Rafael C., Programmable integrated circuit device with slew control and skew control.
  52. Yamazaki, Akira, Pseudo-static synchronous semiconductor memory device.
  53. Tamura,Tsuyoshi, RAM-incorporated driver, and display unit and electronic equipment using the same.
  54. Dill Frederick H. (South Salem NY) Gupta Satish (Croton-on-Hudson NY) Warter Peter J. (Newark DE), Random address memory with fast clear.
  55. Dimick Delbert R. (Irvine CA), Scan line generator.
  56. Duvvury Charvaka ; Marum Steven E. ; Chatterjee Amitava, Semiconductor ESD protection circuit.
  57. Watanabe Takao,JPX ; Fukuda Takuya,JPX ; Hasegawa Norio,JPX, Semiconductor device having a shielding conductor.
  58. Aoyama Yasuhiro,JPX ; Oota Kiyoto,JPX ; Shimakawa Kazuhiko,JPX, Semiconductor device with a metal layer for supplying a predetermined potential to a memory cell section.
  59. Suzuki, Shinya; Higuchi, Kazuhisa, Semiconductor device with signal wirings that pass through under the output electrode pads and dummy wirings near the peripheral portion.
  60. Akimoto, Hajime; Katayama, Kozo, Semiconductor device, image display device, and method and apparatus for manufacture thereof.
  61. Nakamura Hironori,JPX, Semiconductor electrically erasable and programmable read only memory device for concurrently writing data bits into memory cells selected from sectors and method for controlling the multi-write oper.
  62. Inoue Kazunari,JPX ; Matsuoka Hideto,JPX, Semiconductor integrated circuit device allowing fast rewriting of image data and image data processing system using the.
  63. Jun Ohtani JP; Tsukasa Ooishi JP; Hideto Hidaka JP; Tomoya Kawagoe JP, Semiconductor integrated circuit device capable of self-analyzing redundancy replacement adapting to capacities of plural memory circuits integrated therein.
  64. Choi, Gug Seon, Semiconductor memory device.
  65. Kono Takashi,JPX ; Mitsui Katsuyoshi,JPX, Semiconductor memory device capable of accurate control of internally produced power supply potential.
  66. Tanaka Hidehiko,JPX, Semiconductor memory device for temporarily storing digital image data.
  67. Ema Taiji (Kawasaki JPX), Semiconductor memory device having an aluminum-based metallization film and a refractory metal silicide-based metallizat.
  68. Noda, Junichiro; Ikehashi, Tamio; Imamiya, Kenichi, Semiconductor memory device including page latch circuit.
  69. Noda, Junichiro; Ikehashi, Tamio; Imamiya, Kenichi, Semiconductor memory device including page latch circuit.
  70. Noda,Junichiro; Ikehashi,Tamio; Imamiya,Kenichi, Semiconductor memory device including page latch circuit.
  71. Fujii Yasuhiro (Kawasaki JPX), Semiconductor memory with hierarchical bit lines.
  72. Piri John L. (Ridgecrest CA) Moulton Marc L. (Ridgecrest CA), Solid state time base corrector (TBC).
  73. Yasuda Kenichi (Hyogo JPX) Arimoto Kazutami (Hyogo JPX), Structure for sense amplifier arrangement in semiconductor memory device.
  74. Yatabe, Satoshi, Systems and methods for driving a display device.
  75. Nishizawa Jun-ichi (Sendai JPX) Konishi Masahiro (Minami-Ashigara JPX), Two-dimensional solid-state image sensor.
  76. Pinkham Raymond (Missouri City TX) Valente Fredrick A. (Houston TX) Guttag Karl M. (Houston TX) Vanaken Jerry R. (Houston TX), Video serial accessed memory with midline load.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트