Ruthenium alloy film for copper interconnects
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/4763
H01L-021/44
H01L-021/302
H01L-021/461
H01L-029/40
H01L-023/52
H01L-023/48
출원번호
UP-0129345
(2008-05-29)
등록번호
US-7799674
(2010-10-11)
발명자
/ 주소
Shinriki, Hiroshi
Inoue, Hiroaki
출원인 / 주소
ASM Japan K.K.
대리인 / 주소
Knobbe, Martens, Olson & Bear LLP
인용정보
피인용 횟수 :
6인용 특허 :
124
초록▼
A method for forming interconnect wiring, includes: (i) covering a surface of a connection hole penetrating through interconnect dielectric layers formed on a substrate for interconnect wiring, with an underlying alloy layer selected from the group consisting of an alloy film containing ruthenium (R
A method for forming interconnect wiring, includes: (i) covering a surface of a connection hole penetrating through interconnect dielectric layers formed on a substrate for interconnect wiring, with an underlying alloy layer selected from the group consisting of an alloy film containing ruthenium (Ru) and at least one other metal atom (M), a nitride film thereof, a carbide film thereof, and an nitride-carbide film thereof, and (ii) filling copper or a copper compound in the connection hole covered with the underlying layer.
대표청구항▼
What is claimed is: 1. A method for forming interconnect wiring, comprising: (i) covering a surface of a connection hole penetrating through interconnect dielectric layers formed on a substrate for interconnect wiring, with an underlying alloy layer selected from the group consisting of a film of a
What is claimed is: 1. A method for forming interconnect wiring, comprising: (i) covering a surface of a connection hole penetrating through interconnect dielectric layers formed on a substrate for interconnect wiring, with an underlying alloy layer selected from the group consisting of a film of an alloy containing ruthenium (Ru) and at least one other metal atom (M) wherein M is Ti or Ta, a nitride film of the alloy, a carbide film of the alloy, and a nitride-carbide film of the alloy, by atomic layer deposition comprising supplying a Ru precursor and an M precursor alternately in cycles wherein the Ru precursor is supplied in two pulses per one pulse of the M precursor supplied in one cycle; and (ii) filling copper or a copper compound by CVD into at least a part of the connection hole covered with the underlying alloy layer. 2. The method according to claim 1, further comprising covering a surface of the connection hole with a copper diffusion barrier layer prior to step (i). 3. The method according to claim 2, wherein the barrier layer is a film constituted by a material selected from the group consisting of TaN, Ta, TaNC, TaSiN, TIN, Ti, TiNC, and TiSiN. 4. The method according to claim 2, wherein the barrier layer is a film constituted by a material selected from the group consisting of RuTaN, RuTaNC, RuTiN, RuTiNC, RuN, and RuNC. 5. The method according to claim 1, wherein in step (i), the underlying alloy layer is formed as a copper diffusion barrier layer. 6. The method according to claim 5, wherein a wiring groove communicated with the interconnection hole is further formed above the interconnection hole in the interconnect dielectric layers, and in step (i), a surface of the wiring groove is also covered with the underlying alloy layer. 7. The method according to claim 5, wherein in step (ii), the copper or the copper compound is filled into the interconnection hole substantially or nearly in its entirety. 8. The method according to claim 5, further comprising filling copper by electrolytic plating into the remaining part of the interconnection hole which is not filled with the copper or the copper compound by CVD in step (ii), wherein a layer formed by CVD in step (ii) is used as a copper seed layer. 9. The method according to claim 6, further comprising filling copper by electrolytic plating into the remaining part of the interconnection hole which is not filled with the copper or the copper compound by CVD in step (ii) and the wiring groove, wherein the a layer formed by CVD in step (ii) is used as a copper seed layer. 10. The method according to claim 1, wherein the underlying alloy layer is a laminate comprised of the nitride film or the nitride-carbide film as a first layer and the carbide film as a second layer. 11. The method according to claim 10, wherein step (i) comprises controlling supply of a Ru precursor and supply of an M precursor to adjust an atomic ratio of Ru/(Ru+M) of the underlying layer at 0.6 to 0.9 for the first layer and then at 0.7 to 0.95 for the second layer. 12. The method according to claim 11, wherein the first layer is formed using a hydrogen-nitrogen plasma whereas the second layer is formed using a hydrogen plasma. 13. The method according to claim 1, wherein an atomic ratio of Ru/(Ru+M) of the underlying alloy layer is at about 0.6 to about 0.9. 14. The method according to claim 1, wherein step (i) comprises adjusting the atomic ratio of Ru/(Ru+M) of the underlying alloy layer by using a hydrogen plasma or a hydrogen-nitrogen plasma. 15. The method according to claim 1, wherein the Ru precursor is a β-diketone-coordinated ruthenium compound. 16. The method according to claim 1, wherein the atomic layer deposition utilizes a plasma. 17. The method according to claim 13, wherein a proportion of Ru in the underlying alloy layer at a bottom of the connection hole is higher than that at a side wall of the connection hole or at an upper surface of the substrate. 18. The method according to claim 17, wherein the underlying alloy layer at the bottom contains less C and/or N than at the side wall or the upper surface. 19. The method according to claim 17, wherein the proportion of Ru is adjusted by applying bias voltage to the substrate. 20. The method according to claim 1, wherein step (i) comprises: (I) conducting atomic deposition of M one time, the atomic deposition of M comprising supplying the M precursor and supplying a gas chemically reactive to the M precursor; (II) after step (I), conducting atomic deposition of Ru two times, each atomic deposition of Ru comprising supplying the Ru precursor and supplying a reduction gas, and (III) repeating steps (I) and (II) Z times, thereby forming a M-Ru alloy layer as the underlying alloy layer. 21. The method according to claim 20, wherein step (II) comprises applying radio-frequency power to the reduction gas to generate a plasma of the reduction gas. 22. The method according to claim 20, wherein the reduction gas is hydrogen gas or a mixed gas of hydrogen gas and nitrogen gas. 23. The method according to claim 21, wherein step (II) comprises applying negative potential to a heating support on which the substrate is placed.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (124)
Sneh Ofer ; Galewski Carl J., Apparatus and concept for minimizing parasitic chemical vapor deposition during atomic layer deposition.
Hadyn N. G. Wadley ; Xiaowang Zhou ; Junjie Quan, Apparatus and method for intra-layer modulation of the material deposition and assist beam and the multilayer structure produced therefrom.
Jin Sungho ; Klemmer Timothy J. ; Tiefel ; deceased Thomas Henry ; Van Dover Robert Bruce ; Zhu Wei, Article comprising anisotropic Co-Fe-Cr-N soft magnetic thin films.
Frijlink Peter M. (Crosne FRX), Device comprising a flat susceptor rotating parallel to a reference surface about a shift perpendicular to this surface.
Kirlin Peter S. ; Summerfelt Scott R. ; McIntryre Paul, Diffusion barriers between noble metal electrodes and metallization layers, and integrated circuit and semiconductor devices comprising same.
Lee Woo-Hyeong ; Manchanda Lalita, Electronic components with doped metal oxide dielectric materials and a process for making electronic components with do.
Yu, Bin; Wu, David, Formation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation.
Park In-seon,KRX ; Kim Yeong-kwan,KRX ; Lee Sang-in,KRX ; Kim Byung-hee,KRX ; Lee Sang-min,KRX ; Park Chang-soo,KRX, Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature.
Alessandra Satta BE; Karen Maex BE; Kai-Erik Elers FI; Ville Antero Saanila FI; Pekka Juha Soininen FI; Suvi P. Haukka FI, Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
Satta, Alessandra; Maex, Karen; Elers, Kai-Erik; Saanila, Ville Antero; Soininen, Pekka Juha; Haukka, Suvi P., Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
Satta, Alessandra; Maex, Karen; Elers, Kai-Erik; Saanila, Ville Antero; Soininen, Pekka Juha; Haukka, Suvi P., Method for bottomless deposition of barrier layers in integrated circuit metallization schemes.
Andricacos Panayotis Constantinou ; Cabral ; Jr. Cyril ; Parks Christopher Carr ; Rodbell Kenneth Parker ; Tsai Roger Yen-Luen, Method for forming electromigration-resistant structures by doping.
Greer,Harold F. R.; Fair,James A.; Sung,Junghwan; Draeger,Nerissa Sue, Method for preventing and cleaning ruthenium-containing deposits in a CVD apparatus.
Bocko Peter L. (Painted Post NY) Wein William J. (Corning NY) Young Charles E. (Watkins Glen NY), Method for synthesizing MgO-Al2O3-SiO2glasses and ceramics.
Pekka J. Soininen FI; Kai-Erik Elers FI; Suvi Haukka FI, Method of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH.
Li Jianxun,SGX ; Chooi Simon,SGX ; Zhou Mei-Sheng,SGX, Method to form copper damascene interconnects using a reverse barrier metal scheme to eliminate copper diffusion.
Alessandro Cesare Callegari ; Fuad Elias Doany ; Evgeni Petrovich Gousev ; Theodore Harold Zabel, Methods for forming metal oxide layers with enhanced purity.
Gardiner Robin A. ; Kirlin Peter S. ; Baum Thomas H. ; Gordon Douglas ; Glassman Timothy E. ; Pombrik Sofia ; Vaartstra Brian A., Precursor compositions for chemical vapor deposition, and ligand exchange resistant metal-organic precursor solutions.
Allardyce George R. (Nuneaton GBX) Davies Anthony J. (Nuneaton GBX) Wayness David J. (Brownsover GBX) Singh Amrik (Hillfields GBX), Process for multilayer printed circuit board manufacture.
Stephen N. Vaughn ; Peter G. Ham ; Keith H. Kuechler, Process to control conversion of C4+ and heavier stream to lighter products in oxygenate conversion reactions.
Kai-Erik Elers FI; Ville Antero Saanila FI; Sari Johanna Kaipio FI; Pekka Juha Soininen FI, Production of elemental thin films using a boron-containing reducing agent.
Matsuo Mie,JPX ; Okano Haruo,JPX ; Hayasaka Nobuo,JPX ; Suguro Kyoichi,JPX ; Miyajima Hideshi,JPX ; Wada Jun-ichi,JPX, Semiconductor device having a metal film formed in a groove in an insulating film.
Masayuki Shimizu JP, Semiconductor device having fluorined insulating film and reduced fluorine at interconnection interfaces and method of manufacturing the same.
Marsh, Eugene P.; Uhlenbrock, Stefan, Solvated ruthenium precursors for direct liquid injection of ruthenium and ruthenium oxide and method of using same.
Nguyen Tue ; Charneski Lawrence J. ; Evans David R. ; Hsu Sheng Teng, System and method of selectively cleaning copper substrate surfaces, in-situ, to remove copper oxides.
Dubin Valery M. (Cupertino CA) Schacham-Diamand Yosi (Ithaca NY) Zhao Bin (Irvine CA) Vasudev Prahalad K. (Austin TX) Ting Chiu H. (Saratoga CA), Use of cobalt tungsten phosphide as a barrier material for copper metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.